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Abstract
Sparse problems arise from a variety of applications, from scientific simulations to graph
analytics. Traditional HPC systems have failed to effectively provide high bandwidth for sparse
problems. This limitation is primarily because of the nature of sparse computations and their
irregular memory access patterns.
We predict the performance of sparse computations given an input matrix and GPU
hardware characteristics. This prediction is done by identifying hardware bottlenecks in modern
NVIDIA GPUs using roofline trajectory models. Roofline trajectory models give us insight into
the performance by simultaneously showing us the effects of strong and weak scaling. We then
create regression models for our benchmarks to model performance metrics. The outputs of these
models are compared against empirical results.
We expect our results to be useful to application developers in understanding the
performance of their sparse algorithms in GPUs and to hardware designers in fine-tuning GPU
features to better meet the requirements of sparse applications.
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Chapter 1: Introduction
Sparse problems arise from a variety of applications, from scientific simulations to graph
analytics. Traditional HPC systems have failed to effectively provide high bandwidth for sparse
problems. According to top500.org the LINPACK benchmark is used as a yardstick to measure
“best performance”. The LINPACK benchmark solves a solve a dense system of linear equations
[1]. However, measuring the performance of dense systems offers little insight when solving very
sparse systems. Thus, it is important to understand the performance bounds in terms of architecture
constraints for sparse computations. Our work focuses on two sparse matrix benchmarks, sparse
triangular solve (SpTRSV) and sparse matrix-vector multiplication (SpMV).
We predict the performance of SpTRSV and SpMV given an input matrix and GPU
hardware characteristics. This prediction is done by identifying hardware bottlenecks in modern
NVIDIA GPUs using roofline trajectory models. Roofline trajectory models give us insight into
the performance by simultaneously showing us the effects of strong and weak scaling. We then
create regression models for our benchmarks to model performance metrics. The outputs of these
models are compared against empirical results.
We expect our results to be useful to application developers in understanding the
performance of their sparse algorithms in GPUs and to hardware designers in fine-tuning GPU
features to better meet the requirements of sparse applications.
This dissertation makes the following contributions:
•

It measures and analyzes the performance and data movement for SpTRSV and
SpMV, using a range of matrices and three modern NVIDIA GPUs.

•

It proposes performance models for SpTRSV and SpMV for NVIDIA GPU
hardware. These models include predicting runtime, Gflop/s, HBM arithmetic
intensity, and L2 arithmetic intensity.

•

It provides an approach for predicting performance for SpTRSV and SpMV given
matrix characteristic and GPU hardware specifications.
1

1.1 PROBLEM DESCRIPTION
Traditional HPC systems tend to use general purpose hardware that has failed to effectively
provide high bandwidth for sparse problems. This lack of focused hardware leads to performance
for some irregular applications, for example applications with sparse kernels, to fall short. The
fault of this limitation does not rest only on the hardware, but on the nature of sparse computations
and their irregular memory access patterns.
With the goal to increase sparse computation performance, we set our sights on
understanding why these computations perform below peak. We propose that by observing key
performance metrics - e.g., runtime, number of flops performed, number of bytes moved (read and
written), how efficiently the GPU warps were used (both intra-warp and throughout the device),
and the efficiency of the global memory load throughput -- we gain insight into how the GPU
hardware processes these sparse computations. Once we know this, we can make claims as to
which GPU hardware aspects are the bottlenecks.

2

Chapter 2: Related Work
2.1

BENCHMARKS

2.1.1

cuSPARSE
cuSPARSE is a library, provided by NVIDIA, that contains basic linear algebra subroutines

that are used to work with sparse matrices in a variety of ways. [2] These routines include
operations between a sparse vector and a dense vector, a sparse matrix and a dense vector, a sparse
matrix and a set of dense vectors, conversions between varying matrix formats, and compression
of compressed sparse row (CSR) matrices. cuSPARSE provides functions for SpMV, SpMM and
SpGEMM to name a few. cuSPARSE is implemented on top of the NVIDIA CUDA runtime.
Although cuSPARSE is the go-to for many sparse computations, we have opted to go with
the synchronization-free SpTRSV benchmark explained in 2.1.2 and an SpMV that we wrote. As
explained in [3], sync-free SpTRSM preprocessing is orders of magnitude faster than level-set
methods and performs at par or better than vendor supplied parallel routines in cuSPARSE. We
wrote our own SpMV because our SpMV runs using a single GPU kernel. When testing
cuSPARSE’s SpMV, the primary kernel varied between matrices. This lack of kernel consistency
swayed us away from using cuSPARSE.
2.1.2

Fast synchronization-free algorithms for sparse triangular solves
Synchronization-free sparse triangular solve vector/matrix (SpTSRV/SpTRSM) is one of

the benchmarks that we use for our experiments. SpTRSM is a version of SpTRSV that solves
multiple right-hand sides.
At its core Sparse Triangular Solve is solving Triangular Solve (Trsv). Triangular Solve
is a method to solve a linear system of equations Ax=b by breaking up A into a lower and an upper
triangle matrix to give us LUx=b. We let Ux=y so we can solve Ly=b for y and then Ux=y for
x. By doing this, each equation can be solved in 𝑂(𝑛2 ) time as opposed to Ax=b which is solved
in 𝑂(𝑛3 ). However, Trsv uses a dense matrix A while Sptrsv uses a sparse matrix A and dense
vector b. When the same sparse triangular system is solved for multiple right-hand sides, the
3

method is called SpTRSM. Figure 2.1.2.1 provides pseudo code for a serial SpTRSV method that
solves Lx=b, where L is in Compressed Sparse Column (CSC) format [3].
Compared to dense triangular solve and sparse basic linear algebra subprograms (Sparse
BLAS), SpTRSV and SpTRSM are more difficult to parallelize since they are inherently
sequential. Previous research uses a preprocessing stage to try to exploit parallelism. It is especially
important to exploit inherent parallelism when using GPUs. The inherent parallelism will vary
depending on the structure of the input matrix. The two major approaches to increasing parallelism
are level-set methods [4] and synchronization-free methods [3].

Figure 2.1.2.1: Algorithm for serial SpTRSV from [3].

Figure 2.1.2.2 depicts the proposed algorithm used in the synchronization-free SpTRSM.
This builds off of Figure 2.1.2.1 that depicts a serial version of SpTRSV. Synchronization-free
SpTRSM modifies the serial version by parallelizing it and allowing RHS>1. Before launching
the kernel, the application factors the input matrix by doing LU decomposition. By default, the
WARP_SIZE=32, num_threads per block=128, num_blocks=column_size/4. When the kernel
sptrsm_syncfree_cuda_executor_update is executed, each warp processes a single column of the
triangular matrix. Depending on the value of RHS and the number of non-zeros in the column
(“len” in Figure 2.1.2.2), two different algorithms could be used. This is decided in line 19 of
4

Figure 2.1.2.2. Slightly different from the paper algorithm, the release version of the kernel sets
p=16 and q=2048.
For convenience, a summary of these two algorithms is as follows:
If (𝑙𝑒𝑛 <= 𝑟ℎ𝑠 𝑜𝑟 𝑟ℎ𝑠 > 𝑝) 𝑎𝑛𝑑 𝑙𝑒𝑛 < 𝑞 then:
Each thread in the warp will work though every entry in the assigned column of the
triangular matrix and process these values versus those in the columns of the RHS matrix b that
are equal to the 𝑤𝑎𝑟𝑝_𝑖𝑑 + 𝑘 ∗ 𝑊𝐴𝑅𝑃_𝑆𝐼𝑍𝐸.
Else:
Each thread in the warp will process every 𝑤𝑎𝑟𝑝_𝑖𝑑 + 𝑘 ∗ 𝑊𝐴𝑅𝑃_𝑆𝐼𝑍𝐸 entry in the
assigned column of the triangular matrix and process these values versus all columns of the RHS
matrix b.
This adaptive optimization is used to achieve the best possible parallelism for multiple
right-hand sides. Experimental results in [3] show sync-free SpTRSM preprocessing orders of
magnitude faster than level-set methods and performing at par or better than vendor supplied
parallel routines in cuSPARSE [38].

5

Figure 2.1.2.2: Proposed algorithm used for sptrsv_syncfree_cuda in [3].

2.2

PERFORMANCE ANALYSIS

2.2.1

Performance Analysis Using Roofline Scaling Trajectories
In this paper [5], the writers utilize the Roofline Scaling Trajectories technique on the NAS

parallel benchmarks in order to diagnose various performance bottlenecks for GPU programming
models. For their work, they ran the six NAS benchmarks using OpenACC and CUDA
6

versions. The benchmarks MG, FT, and CG only ran using OpenACC and SP, BT, and LU had
two implementations, with both OpenACC and CUDA. Each of these benchmarks were run with
varying Class sizes (problem sizes) and number of SMs.
The Roofline Scaling Trajectories technique aims at diagnosing various performance
bottlenecks for GPU programming models through the visually intuitive Roofline plots. In this
work, they introduce the use of the Roofline Scaling Trajectories to capture major performance
bottlenecks on NVIDIA Volta GPU architectures, such as warp efficiency, occupancy, and
locality. Using this analysis technique, they explain the performance characteristics of the NAS
Parallel Benchmarks (NPB) written with two programming models, CUDA and OpenACC. They
present the influence of the programming model on the performance and scaling
characteristics. They also leverage the insights of the Roofline Scaling Trajectory analysis to tune
some of the NAS Parallel Benchmarks, achieving up to two times speedup.
We utilize and build off this work in section 6.1 by creating roofline trajectories and
evaluating efficiencies of sparse computations. We also evaluate the trajectories created from L2
to L1 cache in addition to HBM to L2 cache.

2.2.1

Performance of NVIDIA’s A100 for Sparse Linear Algebra Computations
In [6], the authors describe how they evaluate the performance for sparse linear algebra

operations on the NVIDIA A100 GPU. The performance is compared against the A100’s
predecessor, the V100. As sparse computations tend to be limited by data access and not the
processing power, the memory bandwidth was measured. It was shown, using Babel-STREAM,
that the V100 showed a bandwidth of 800 to 840GB/s and the A100 showed 1.33 to 1.4TB/s.
The sparse linear algebra kernel chosen is the Sparse Matrix Vector Multiply (SpMV). The
SpMV kernels that are used are from the cuSPARSE library and Ginkgo linear algebra library.
More than 2,800 matrices from the Suite Sparse Matrix Collection were tested. The sparse formats
CSR, COO, ELL, and a combined ELL and the more general CSR/COO to create a HYB were
7

used. It was shown that the A100 outperforms the V100 in nearly every case, save for a handful
when using GINKGO ELL. Much of the speed up when using the A100 is about 1.7x, with some
reaching nearly 40x speedup.
Much of this work focuses on comparing the performance of SpMV using cuSPARSE and
Ginkgo with varying sparse formats. Our work focuses on a single SpMV benchmark that uses
the CSR sparse format. However, our work concentrates on evaluating performance when the
number of streaming multiprocessors (SMs) are varied on the GPU and the problem size is varied
by increasing the width of the solution matrix b.

2.2.3

Characterization of data movement for sparse matrices on GPUs
In [7], the authors explore the data movement requirements for general sparse matrix-

matrix multiplication (SpGEMM) and sparse matrix-vector multiplication (SpMV). SpGEMM
was shown to have lower Gflop/s and operational intensity. The data movement requirements are
used to do lower- and upper-bound analysis of data movement.
Since CSR is used to represent a sparse matrix in SpGEMM and SpMV, the lower bound
on data movement ends up becoming 2 ∗ (𝑛𝑛𝑧𝐴 + 𝑛𝑛𝑧𝐵 + 𝑛𝑛𝑧𝐶 ) for SpGEMM and 2 ∗ 𝑛𝑛𝑧𝐴 +
2 ∗ 𝑁 for SpMV, where N is the length of the vector. For the upper bound, the complete set of
arithmetic operation are explicitly enumerated for SpGEMM as vertices of a hypergraph. Each
data element is modeled as a hyperedge incident on all arithmetic operations that use that data
element. Hypergraph partitioning is used to determine upper bounds for data movement.
The conclusions gained are that the low performance of SpGEMM cannot be attributed to
the data movement requirements, unlike SpMV. Inadequate operational-level concurrency was
found to be a cause of performance loss for a scatter-vector based SpGEMM implementation.
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2.3

BENCHMARK IMPROVEMENTS

2.3.1 Implementing Sparse Matrix-Vector Multiplication on Throughput-Oriented
Processors
In [8], the authors present optimized versions of sparse matrix-vector multiplication
(SpMV). These optimizations are aimed at throughput-oriented processors, such as a GPU. These
optimizations are focused to exploit several common sparsity matrix classes. Their SpMV kernels
are written to use Diagonal format (DIA), ELLPACK/ITPACK format (ELL), scalar and vector
Compressed Sparse Row format (CSR), Coordinate format (COO), and a hybrid of ELL and COO
(HYB).
They show that with dense matrices, COO has a slow but constant Gflop/s growth. CSR
(vector) and ELL show sharp growth in performance as the matrix size increases with a peak four
times larger than what COO was able to reach. However, CSR (vector) and ELL both drop below
COO performance after reaching their peak. CSR (scalar) has a slow performance growth that
eventually reaches COO performance at a matrix size of 4Mx4M.
Performance is then evaluated on different types of sparse matrices. These types are split
up by structured matrices (matrices with values only in the diagonals) and unstructured matrices.
For structured matrices, DIA had the best performance with ELL as a close second. DIG and ELL
also had the best bandwidth results.

For unstructured matrices, the format with the peak

performance is less cut and dry. For a majority of the matrices used, HYB or CSR (vector) format
exhibited greater performance than the other formats. The case for achieved bandwidth is similar.
Many of the kernels shown in this paper successfully exploit fine-grained parallelism.
They take advantage of the GPU architecture design to effectively utilize its computational
resources. Each of their SpMV kernels are specialized for specific matrix formats. DIA and ELL
are for structured and semi-structured matrices, COO does consistently well across a broad
spectrum of matrices, CSR (scalar) tends to have low bandwidth utilization and low performance.
CRS (vector) has better bandwidth utilization because of contiguous memory access, but could
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have many idle threads if the number of nonzero per row is small. HYB tends to be the fastest
format for a wide range of unstructured matrix classes.
Our work focuses on a single SpMV benchmark that uses the CSR sparse format.
However, our work concentrates on evaluating performance when the number of streaming
multiprocessors (SMs) are varied on the GPU and the problem size is varied by increasing the
width of the solution matrix b. In the future, we would be interested in further evaluating the
SpMV with these varying sparse formats.

2.3.2

Model-driven Autotuning of Sparse Matrix-Vector Multiply on GPUs
In [9], the authors describe their auto-tuned sparse matrix-vector multiply (SpMV)

implementation for GPUs. They produce a block compressed sparse row (BCSR) implementation
that performs 1.8x for single- and 1.5x on double precision better than the state-of-the-art
unblocked implementations at the time.

However, this auto-tuned implementation has the

drawback that the matrices must have small dense block sub-structures. A second drawback is
that this SpMV implementation requires work to be done offline to choose the data structure tuning
parameters. The authors detail a GPU-specific execution time model. This model was inspired
by the general CUDA programming model and can accurately predict tuning parameters to within
15% of those found through exhaustive search.
Although autotuned in a different fashion, in Section 6.2 we propose models that could be
used to predict performance given matrix and GPU hardware parameters.

2.3.3

Sparse Linear Algebra on AMD and NVIDIA GPUs
In [10], the authors improve on sparse matrix-vector multiple (SpMV) kernels on the

NVIDIA V100 GPU and the Radeon VII AMD GPU. These are run using the Coordinate format
(COO), Compressed Sparse Row (CSR), Ellpack format (ELL), and GINKGO’s hybrid format
(HYB) on 2,800 test matrices from the Suite Sparse Matrix Collection [11]. These new SpMV
10

kernels are evaluated against AMD’s hipSPARSE library and NVIDIA’s cuSPARSE library. All
the SpMV kernels are integrated into the GINKO open-source library.
In general, the improved SpMV algorithms outperformed their hipSPARSE or cuSPARSE
counterpart. They also showed that the Radeon VII using hipSPARSE shows comparable results
to NVIDIA’s V100, particularly when using matrices with a high non-zero count. The authors
make a point that at the time a Radeon VII GPU was 6.6% the price of a V100 and thus had a
better performance -per-dollar ratio.
In a similar fashion, we compare the P100, V100, and A100 GPU performance for SpMV
and SpTRSV benchmarks. Although we do not comment on the price difference, we do find that
for some matrices using older hardware can sometimes have comparable performance.

2.4

SPARSE STORAGE FORMAT

2.4.1

CSR5: An Efficient Sparse Storage Format
In [12], the authors propose a modified compressed sparse row (CSR) matrix format which

they name compressed sparse row 5 (CSR5). CSR5 offers high-throughput when used for SpMV
on CPUs, GPUS, and Xeon Phi. A downside to using CSR5 is that it must be converted from
CSR. This conversion has a hardware and a sparsity component. The conversion cost is claimed
to be about the cost of a few SpMV operations. CSR5 is shown to work well for both regular and
irregular matrices. The experiments were run using 14 regular and 10 irregular matrices and 11
other matrix formats. For the regular matrices, the performance was comparable or slightly better
over previous formats. Using CSR5 for the irregular matrices, with few exceptions, showed a
performance improvement. These improvements are for the most part slightly better than the other
formats used. There are cases in which the improvements are far better than other formats, ie.
FullChip matrix on the AMD GPU gets about 28 Gflop/s using CSR5 and about 6 Gflop/s using
CSR-adaptive format. For many cases, the Gflop/s from using CSR5 are slightly better than one
of the other formats used.
11

Although CSR5 was not implemented in our SpMV implementation, we are curious how
CSR5 would fare for our matrices. CSR5 is said to work well for regular and irregular matrices.
Many of the matrices we use that have low parallelism tend to underperform.
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Chapter 3: Background
3.1

GPUS
For many years graphical processing units (GPU) were used to process graphics. With the

start of both programmable shaders and floating-point support on GPUs in the early 2000’s,
general-purpose computing on GPUs began to emerge. In 2007, NVIDIA released CUDA as a
parallel computing platform and application programming interface model. Programmers could
now focus on programing and ignore the underlying graphical concepts.
A GPU is similar to a central processing unit (CPU) in that they can both be used to process
data. Our work focuses on NVIDIA GPUs. As such, all GPU descriptions from this point forward
refer to NVIDIA GPUs. There are key differences between a GPU and CPU. CPUs use the
traditional memory hierarchy (primary storage->main memory->CPU cache) and GPUs have their
own separate memory on the device that follows a similar memory hierarchy (Device DRAM or
High Bandwidth Memory (HBM)->device shared L2 cache->device L1 cache that is shared by all
cores in a streaming multiprocessor (SM)). Both the CPU and GPU have access to the device
DRAM or HBM. This is the main way that data is transferred between the CPU to the GPU. GPUs
tend to have hundreds of cores and thousands of threads and CPUs have at most tens of cores. A
GPU’s processor is organized as follows. A GPU has a number of streaming multiprocessors
(SM). Each SM has a number of cores. When GPU kernels are launched, a number of threads per
thread block and a number of thread block are given. Threads are grouped by blocks when
executing kernels. Thread warps break up a thread block on a finer level of grouping. Each thread
can get its thread_id and block_id to identify it. It should be noted that even though a CPU has
fewer cores, each core tends to be much more complex and run at a higher clock speed than those
on a GPU. Because of this, not all problems can benefit from being run on a GPU. GPUs tend to
do well when doing single instructions, multiple data (SIMD). This is, each thread is doing the
same work on its own part of the data provided. Other classifications of Flynn's taxonomy could
be used for GPUs, however implementing them could prove difficult. A good rule of thumb when
programing to use a GPU is to make sure that there is enough work for each thread. Programs
13

with sequential code in their kernels may run very slowly as a single thread will run at a low clock
speed.
3.1.1

NVIDIA GPUs
All of our experiments were executed on a single GPU. We focused our experiments on

the P100, V100, and A100 GPUs. These are from the three latest generations of NVIDIA GPUs.
3.1.1.1 P100
The GP100 (Pascal) GPU architecture was first introduced in 2016. A P100 GPU has 56
SMs, each with a 256KB register file and 64KB of unified cache/shared memory. The SMs share
4096KB of L2 cache and 16 GB of HBM2 memory. Each GPU has a theoretical peak of 5300
GFLOP/s in double precision and GPU Boost Clock of 1480 MHz. The theoretical HBM Memory
bandwidth is 720 GB/s and the calculated theoretical L2 cache bandwidth is 2227 GB/s. [13]
3.1.1.2 V100
The GV100 (Volta) GPU architecture was first introduced in 2017. A V100 GPU has 80
SMs, each with a 256KB register file and 96KB of unified cache/shared memory. The SMs share
6144KB of L2 cache and 16 GB of HBM2 memory. Each GPU has a theoretical peak of 7.8
TFLOP/s in double precision and GPU Boost Clock of 1530 MHz. The theoretical HBM Memory
bandwidth is 900 GB/s and the calculated theoretical L2 cache bandwidth is 3592 GB/s. [14]
3.1.1.3 A100
The GA100 (Ampere) GPU architecture was first introduced in 2020. An A100 GPU has
108 SMs, each with a 256KB register file and 164KB of unified cache/shared memory. The SMs
share 40960KB of L2 cache and 40 GB of HBM2 memory. The L2 cache of the A100 differs
from the P/V100 by being divided into two partitions. This is done to achieve high bandwidth and
low latency. Each GPU has a theoretical peak of 9.7 TFLOP/s in double precision and GPU Boost
Clock of 1410 MHz. The theoretical HBM bandwidth is 1555 GB/s and the calculated theoretical
L2 cache bandwidth is 12441 GB/s. [15]
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3.2

SPARSE COMPUTATIONS
At their core sparse computations are like any numerical computation that can be expressed

in terms of operations on matrices and vectors. However, the matrices or vectors used in sparse
computations are sparse, which means that most of their elements are zero. There are many
advantages to using sparse methods as opposed to their corresponding traditional dense methods.
Traditional methods assume a dense matrix and as such many operations end up being wasted by
adding, subtracting, or multiplying by zero. In addition, much of the storage is consumed by
storing these zeros. Sparse methods tend to sidestep storing unnecessary zeros and wasting
arithmetic operations on zeros.
3.2.1

Sparse Formats
One of the ways that sparse methods bypass unnecessary work on zeros is the way that

matrices are stored. Instead of using a dense matrix of mostly zeros, sparse methods use a matrix
format that removes the extra zeros. There are many sparse formats, each with their own
advantaged and disadvantages. For our work, we use the formats, Coordinate format (COO),
Compressed Sparse Column (CSC), and Compressed Row Storage (CRS) [16]. These formats are
explained below. It’s important to note that as a matrix becomes denser, the use of any of these
sparse matrix formats may become less efficient than traditional matrix storage.
3.2.1.1 Coordinate format (COO)
Coordinate format (COO) format is the simplest structure that stores sparse matrix
information without storing any unnecessary information -- i.e., zeros.

COO consists of 3

arrays. “val” stores the values for the non-zero elements of the matrix, “row_ind” stores the row
indexes for corresponding “val” values, and “col_ind” stores the column indexes for corresponding
“val” values. Essentially, the coordinates of the value and the value itself are stored [16].
For example,
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In some cases, the graphs only provide the col_ind and row_ind arrays. Essentially, these
graphs just provide the patterns for the matrix. The benchmarks we use compensate for this by
inputting random values for val. Each matrix that we get from The University of Florida Sparse
Matrix Collection [11] is in Coordinate format.
3.2.1.2 Compressed Sparse Row (CSR)
Compressed Sparse Row (CSR) format is a structure that stores sparse matrix information
without storing any unnecessary information -- i.e. zeros. CSR consists of 3 arrays. “val” stores
the values for the non-zero elements of the matrix, “col_ind” stores the column indexes for
corresponding “val” values, and row_ptr stores the locations of the “val” array that start a row. If
a row contains only zeros, the “row_ptr” is equal to the value of “row_ptr” for the next
row. “row_ptr” also stores one additional element at the end of the array that is equal to the size
of val or col_ind [16]. CSR format is a good choice for sparse methods that work row to row –
e.g., SpMV.
For example,
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In some cases, the graphs only provide the col_ind and row_ptr arrays. Essentially, these
graphs just provide the patterns for the matrix. The benchmarks we use compensate for this by
inputting random values for val.
The SpMV benchmark that we use for this dissertation takes in a COO format matrix and
converts it into CSR format before processing.
3.2.1.3 Compressed Sparse Column (CSC)
Compressed Sparse Column (CSC) format is a structure that stores sparse matrix
information without storing any unnecessary information -- i.e. zeros.

CSC consists of 3

arrays. “val” stores the values for the non-zero elements of the matrix, “row_ind” stores the row
indexes for corresponding “val” values, and col_ptr stores the locations of the “val” array that start
a column. If a column contains only zeros, the “col_ptr” is equal to the value of “col_ptr” for the
next column. “col_ptr” also stores one additional element at the end of the array that is equal to
the size of val or col_ind [16]. CSC format is a good choice for sparse methods that work column
to column – e.g., SpTRSV.
For example,
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In some cases, the graphs only provide the col_ind and row_ptr arrays. Essentially, these
graphs just provide the patterns for the matrix. The benchmarks we use compensate for this by
inputting random values for val.
The SpTRSV benchmark that we use for this paper takes in a COO format matrix and
converts it into CSC format before processing.
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3.2.2

Sparse Computation Benchmarks
There are many sparse linear algebra methods used in scientific computing, such as LU

decomposition, Gauss Seidel, Matrix-Matrix or Matrix-Vector multiply, Least-squares, Triangular
factorization, etc. [17]. Each of these has varying matrix properties and algorithms.
Sparse triangular solve (SpTRSV) is used in a variety of linear algebra routines,
preconditioned iterative methods, and least squares problems. The sparse matrix vector multiply
(SpMV) is used in a variety of science, technology, engineering, and mathematics (STEM)
applications such as, support vector machines which is a machine learning algorithm [18] and
graph-based data mining algorithms [19].

As a result, SpTRSV and SpMV are critical

computational kernels in many scientific applications. For this reason, we have chosen to work
with the sparse triangular solve (SpTRSV) and sparse matrix vector multiply (SpMV) benchmarks.
3.2.2.1 SpTRSV/ SpTRSM
At its core Sparse Triangular Solve is solving Triangular Solve (Trsv). Triangular Solve
is a method to solve a linear system of equations Ax=b by factoring A into a lower and an upper
triangle matrix to give us LUx=b. We let Ux=y so we can solve Ly=b for y and then Ux=y for
x. By doing this, the equation can be solved in 𝑂(𝑛2 ) time as opposed to Ax=b which is solved in
O(n^3). However, Trsv uses a dense matrix A while Sptrsv uses a sparse matrix A and dense
vector b. When the same sparse triangular system is solved for multiple right-hand sides, the
method is called SpTRSM. Figure 3.2.2.1.1 provides pseudo code for a serial SpTRSV method
that solves Lx=b, where L is in CSC format [3].
Compared to dense triangular solve and sparse basic linear algebra subprograms (Sparse
BLAS), SpTRSV and SpTRSM are more difficult to parallelize since they are inherently
sequential. Previous research uses a preprocessing stage to try to exploit parallelism. It is especially
important to exploit inherent parallelism when using GPUs. The inherent parallelism varies
depending on the structure of the input matrix. The two major approaches to increasing parallelism
are level-set methods [4] and synchronization-free methods [3]. We have chosen to use a
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synchronization-free method benchmark over a level-set method as level-set methods tend to use
more time in a preprocessing step than synchronization-free methods and the synchronization
between consecutive sets while using level-set methods is inclined to lead to a reduction in
parallelization efficiency.

Figure 3.2.2.1.1: Algorithm for serial SpTRSV from [3].

3.2.2.2 SpMV
SpMV computes matrix-vector multiplication for a sparse matrix A and a dense vector b.
Matrix-vector multiply solves the problem 𝐴𝑏 = 𝑥. Multiplication of a dense matrix of size NxN
by a vector of size N has runtime complexity 𝑂(𝑛2 ). However, for a sparse matrix with NNZ
number of non-zero elements, the multiplication has runtime complexity 𝑂(𝑁𝑁𝑍). Dense matrixvector multiply uses a dense matrix A, while SpMV uses a sparse matrix A and dense vector b.
Similar to dense matrix-vector multiply, SpMV works by multiplying each row of the
matrix A by the vector b. However, SpMV takes advantage of a sparse matrix format such as
CSR. By using a CSR format for the matrix, only the non-zero values of the matrix A will be
multiplied by the corresponding values of the vector b. Pseudo code for a serial version of SpMV
can be seen in Figure 3.2.2.2.1.
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Figure 3.2.2.2.1: Algorithm from [20] that we used for SpMV.

3.3

ROOFLINE MODEL
The roofline model is a visual performance model that is used to offer insights into

improving parallel software and hardware [21]. This is done by comparing the floating-point
operations per second to the operational intensity (OI). The operational intensity is defined as the
operations per byte of DRAM traffic. The model is a graph with OI as the horizontal axis and
attainable Gflop/s as the vertical axis. A base for the graph is created by plotting a horizontal line
that shows the peak floating-point performance for the computer and a vertical line that represents
the (bytes moved/seconds). Putting these two together we get the equation:
𝐺𝑓𝑙𝑜𝑝
𝐴𝑡𝑡𝑎𝑖𝑛𝑎𝑏𝑙𝑒
𝑠𝑒𝑐
= 𝑀𝐼𝑁(𝑃𝑒𝑎𝑘 𝐹𝑙𝑜𝑎𝑡𝑖𝑛𝑔 𝑃𝑜𝑖𝑛𝑡 𝑃𝑒𝑟𝑓𝑜𝑟𝑚𝑎𝑛𝑐𝑒, 𝑃𝑒𝑎𝑘 𝑀𝑒𝑚𝑜𝑟𝑦 𝐵𝑎𝑛𝑑𝑤𝑖𝑑𝑡ℎ
∗ 𝑂𝐼)
The ridge point created by intersection of peak floating-point performance and peak
memory bandwidth provides insight into the performance of the computer. The OI value at the
ridge point is the minimum OI necessary to achieve maximum performance. Computational
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kernels that fall to the left of the ridge point are considered memory-bound and those that fall to
the right of the ridge are considered compute-bound.
From here, all that one has to do is to gather the appropriate metrics for their application and see
where it falls in their computer’s roofline model.
In place of OI, the x-axis for the roofline model can also be arithmetic intensity (AI).
Arithmetic is defined as the number of flops per byte of DRAM traffic. For the remainder of this
paper, we have opted to use AI instead of OI.
An example of the roofline for an A100 GPU can be seen in Figure 3.3.1. In this figure,
we can see the memory roofline with a slope of 1.555 TB/s (theoretical HBM bandwidth) and the
floating-point performance roofline at 9.7 Tflop/s (theoretical performance). An AI of 6.238 is the
ridge point, where the memory and floating-point rooflines meet. AI values below this ridge point
are said to be memory-bound and values above are compute-bound. Memory-bound meaning that
if the performance were to be increased up to the roofline, the lack of memory bandwidth would
hinder the performance from reaching theoretical peak performance. More time is spent moving
data than processing data. Similarly, compute-bound would be that the performance is not
hindered by the memory bandwidth and would best case reach the theoretical peak performance.
More time is spent processing data than moving data.
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Figure 3.3.1: An example of the roofline model for an A100 GPU [15].
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Chapter 4: Methodology
We quantify performance bottlenecks for sparse matrix applications on the Pascal, Volta,
and Ampere NVIDIA GPUs. We begin by gathering metrics that can be used to show the memory
and compute performance. We use NVIDIA’s NVProf [22], Nsight Compute [23], and Nsight
Systems [24] to gather a variety of metrics. A list of these metrics is detailed below in section
4.3.1.
We use these metrics to create roofline trajectory models, occupancy graphs, globalefficiency, and warp efficiency graphs. We then use these graphs to assist us in identifying any
hardware bottlenecks.
Once potential hardware bottlenecks are identified, we create regression models to estimate
performance using matrix characteristics and GPU hardware specifications. We can then use these
models to predict the runtime, Gflop/s, HBM Arithmetic Intensity (AI), and L2 AI for a given
input matrix and the GPU hardware characteristics. Runtime is the amount of time to run the
selected NVIDIA kernel. Gflop/s is the number of flops per second. HBM AI is the arithmetic
intensity from high memory bandwidth to L2 Cache and L2 AI is the arithmetic intensity from L2
cache to L1 cache.
4.1

NVIDIA PROFILING TOOLS
Nvprof, Nsight Compute, and Nsight Systems are profiling tools provided by NVIDIA to

gather metric data for applications that use GPUs.
We use Nvprof to gather metric data from the P100 and V100.
An example of how we used Nvprof is as follows:
nvprof --kernels "KERNEL-NAME" --metrics METRIC_1 --metrics METRIC_2 --metrics
METRIC_3 --csv --log-file OUTPUT_FILE BIN
We use Nsight Compute to gather metric data from the V100 and A100.
An example of how we used Nsight Compute is as follows:
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nv-nsight-cu-cli

--kernel-id

::KERNEL-NAME:NTH_INVOCATION

--metrics

METRIC_1,METRIC_2,METRIC_3 --csv --page details BIN >OUTPUT_FILE
We use Nsight Systems to gather runtime and kernel percentage data from the V100 and
A100.
An example of how we used Nsight Systems is as follows:
nsys profile --stats=true BIN >OUTPUT_FILE
4.1.1

Metrics
Table 4.1.1.1 provides a list of metrics gathered as part of our experiments. Each of the

metrics listed below are used for our experiments. The Nvprof metrics used to create the graphs
in chapter 6 are presented in table 4.1.1.1.

Table 4.1.1.1: Nvprof metrics used to create roofline plots, occupancy graphs, and efficiency
graphs.

Roofline trajectory Total flops
graphs

dram_read_transactions
Bytes moved from HBM dram_write_transactions
l2_read_transactions
Bytes moved from L2
l2_write_transactions
Bytes moved from L1

Warp execution

Nvprof Metrics
Floating_Point_Operations_Single_Precision
Floating_Point_Operations_Double_Precision

gld_transactions
gst_transactions
atomic_transactions
local_load_transactions
local_store_transactions
shared_load_transactions
shared_store_transactions
warp_execution_efficiency

efficiency
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achieved_occupancy

Achieved
occupancy

gld_efficiency

Global memory
load efficiency

Additional metrics were gathered but not analyzed at this time.
For brevity, the Nsight Compute metric equivalents for these Nvprof metrics are not
written.

The descriptions and both the Nvprof metrics and their Nsight Compute metric

equivalents are provided in Table 4.1.1.2.

Table 4.1.1.2: NVIDIA metrics gathered during our experiments. Both the Nvprof metric and its
Nsight-Compute equivalent are provided.
Nvprof Metric
flop_count_dp

Nsight-Compute Metric
equivalent

Description

smsp__sass_thread_inst_execute
d_op_dadd_pred_on.sum +
smsp__sass_thread_inst_execute
d_op_dmul_pred_on.sum +
smsp__sass_thread_inst_execute
d_op_dfma_pred_on.sum * 2

Number of double-precision
floating-point operations executed
by non-predicated threads (add,
multiply, and multiplyaccumulate). Each multiplyaccumulate operation contributes
2 to the count.

dram_read_transaction dram__sectors_read.sum
s

Device memory read transactions.

dram_write_transactio
ns

dram__sectors_write.sum

Device memory write
transactions.

dram_write_bytes

dram__bytes_write.sum

Total bytes written from L2 cache
to DRAM

dram_read_bytes

dram__bytes_read.sum

Total bytes read from DRAM to
L2 cache
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flop_count_hp

smsp__sass_thread_inst_execute
d_op_hadd_pred_on.sum +
smsp__sass_thread_inst_execute
d_op_hmul_pred_on.sum +
smsp__sass_thread_inst_execute
d_op_hfma_pred_on.sum * 2

Number of half-precision
floating-point operations executed
by non-predicated threads (add,
multiply, and multiplyaccumulate). Each multiplyaccumulate contributes 2 or 4 to
the count based on the number of
inputs.

flop_count_sp

smsp__sass_thread_inst_execute
d_op_fadd_pred_on.sum +
smsp__sass_thread_inst_execute
d_op_fmul_pred_on.sum +
smsp__sass_thread_inst_execute
d_op_ffma_pred_on.sum * 2

Number of single-precision
floating-point operations executed
by non-predicated threads (add,
multiply, and multiplyaccumulate). Each multiplyaccumulate operation contributes
2 to the count. The count does not
include special operations.

flop_dp_efficiency

smsp__sass_thread_inst_execute Ratio of achieved to peak doubled_ops_dadd_dmul_dfma_pred_o precision floating-point
n.avg.pct_of_peak_sustained_ela operations
psed

flop_hp_efficiency

smsp__sass_thread_inst_execute Ratio of achieved to peak halfd_ops_hadd_hmul_hfma_pred_o precision floating-point
n.avg.pct_of_peak_sustained_ela operations
psed

flop_sp_efficiency

smsp__sass_thread_inst_execute Ratio of achieved to peak singled_ops_fadd_fmul_ffma_pred_on precision floating-point
.avg.pct_of_peak_sustained_elap operations
sed

stall_constant_memor
y_dependency

smsp__warp_issue_stalled_imc_
miss_per_warp_active.pct

Percentage of stalls occurring
because of immediate constant
cache miss

stall_exec_dependency smsp__warp_issue_stalled_short Percentage of stalls occurring
_scoreboard_per_warp_active.pc because an input required by the
t+
instruction is not yet available
smsp__warp_issue_stalled_wait_
per_warp_active.pct
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stall_inst_fetch

smsp__warp_issue_stalled_no_i
nstruction_per_warp_active.pct

Percentage of stalls occurring
because the next assembly
instruction has not yet been
fetched

stall_memory_depend
ency

smsp__warp_issue_stalled_long
_scoreboard_per_warp_active.pc
t

Percentage of stalls occurring
because a memory operation
cannot be performed due to the
required resources not being
available or fully utilized, or
because too many requests of a
given type are outstanding

stall_memory_throttle

smsp__warp_issue_stalled_drain
_per_warp_active.pct +
smsp__warp_issue_stalled_lg_th
rottle_per_warp_active.pct

Percentage of stalls occurring
because of memory throttle

stall_not_selected

smsp__warp_issue_stalled_not_s Percentage of stalls occurring
elected_per_warp_active.pct
because warp was not selected

stall_other

smsp__warp_issue_stalled_dispa Percentage of stalls occurring due
tch_stall_per_warp_active.pct + to miscellaneous reasons
smsp__warp_issue_stalled_misc
_per_warp_active.pct

stall_pipe_busy

smsp__warp_issue_stalled_math
_pipe_throttle_per_warp_active.
pct +
smsp__warp_issue_stalled_mio_
throttle_per_warp_active.pct

Percentage of stalls occurring
because a compute operation
cannot be performed because the
compute pipeline is busy

stall_sync

smsp__warp_issue_stalled_barri
er_per_warp_active.pct +
smsp__warp_issue_stalled_mem
bar_per_warp_active.pct

Percentage of stalls occurring
because the warp is blocked at a
__syncthreads() call

stall_texture

smsp__warp_issue_stalled_tex_t
hrottle_per_warp_active.pct

Percentage of stalls occurring
because the texture sub-system is
fully utilized or has too many
outstanding requests

sm_efficiency

smsp__cycles_active.avg.pct_of
_peak_sustained_elapsed

The percentage of time at least
one warp is active on a

27

multiprocessor averaged over all
multiprocessors on the GPU

achieved_occupancy

sm__warps_active.avg.pct_of_pe Ratio of the average active warps
ak_sustained_active
per active cycle to the maximum
number of warps supported on a
multiprocessor

warp_execution_effici
ency

smsp__thread_inst_executed_per Ratio of the average active
_inst_executed.ratio
threads per warp to the maximum
number of threads per warp
supported on a multiprocessor

inst_integer

smsp__sass_thread_inst_execute
d_op_integer_pred_on.sum

Number of integer instructions
executed by non-predicated
threads

inst_fp_64

smsp__sass_thread_inst_execute
d_op_fp64_pred_on.sum

Number of double-precision
floating-point instructions
executed by non-predicated
threads (arithmetic, compare, etc.)

inst_fp_32

smsp__sass_thread_inst_execute
d_op_fp32_pred_on.sum

Number of single-precision
floating-point instructions
executed by non-predicated
threads (arithmetic, compare, etc.)

dram_read_throughput dram__bytes_read.sum.per_seco
nd

Device memory read throughput

dram_write_throughpu dram__bytes_write.sum.per_sec
t
ond

Device memory write throughput

sysmem_read_through
put

lts__t_sectors_aperture_sysmem
_op_read.sum.per_second

System memory read throughput

sysmem_read_transact
ions

lts__t_sectors_aperture_sysmem
_op_read.sum

Number of system memory read
transactions
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sysmem_write_throug
hput

lts__t_sectors_aperture_sysmem
_op_write.sum.per_second

System memory write throughput

sysmem_write_transac lts__t_sectors_aperture_sysmem
tions
_op_write.sum

Number of system memory write
transactions

*
lts__t_sectors_op_read.sum +
l2_l1_read_transaction lts__t_sectors_op_atom.sum +
s
lts__t_sectors_op_red.sum
(l2_read_transactions)

Memory read transactions seen at
L2 cache for all read requests

*
lts__t_sectors_op_read.sum.per_
l2_l1_read_throughput second +
(l2_read_throughput)
lts__t_sectors_op_atom.sum.per
_second +
lts__t_sectors_op_red.sum.per_s
econd

Memory read throughput for non
coherent global read requests seen
at L2 cache

*
lts__t_sectors_op_write.sum +
l2_l1_write_transactio lts__t_sectors_op_atom.sum +
ns
lts__t_sectors_op_red.sum
(l2_write_transactions)

Memory write transactions seen at
L2 cache for all write requests

*
l2_l1_write_throughpu
t
(l2_write_throughput)

lts__t_sectors_op_write.sum.per
_second +
lts__t_sectors_op_atom.sum.per
_second +
lts__t_sectors_op_red.sum.per_s
econd

Memory write throughput seen at
L2 cache for all write requests

l2_tex_read_transactio
ns

lts__t_sectors_srcunit_tex_op_re
ad.sum

Memory read transactions seen at
L2 cache for read requests from
the texture cache

l2_tex_read_throughp
ut

lts__t_sectors_srcunit_tex_op_re
ad.sum.per_second

Memory read throughput seen at
L2 cache for read requests from
the texture cache

shared_load_throughp
ut

l1tex__data_pipe_lsu_wavefront
s_mem_shared_op_ld.sum.per_s
econd

Shared memory load throughput

shared_load_transactio l1tex__data_pipe_lsu_wavefront
ns
s_mem_shared_op_ld.sum

Number of shared memory load
transactions
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shared_store_throughp l1tex__data_pipe_lsu_wavefront
ut
s_mem_shared_op_st.sum.per_s
econd

Shared memory store throughput

shared_store_transacti
ons

l1tex__data_pipe_lsu_wavefront
s_mem_shared_op_st.sum

Number of shared memory store
transactions

*
l1_cache_local_hit_rat
e

N/A

Hit rate in L1 cache for local
loads and stores

*
l1_cache_global_hit_r
ate (global_hit_rate)

l1tex__t_sectors_pipe_lsu_mem Hit rate in L1 cache for global
_global_op_ld_lookup_hit.sum + loads
l1tex__t_sectors_pipe_lsu_mem
_global_op_st_lookup_hit.sum +
l1tex__t_sectors_pipe_lsu_mem
_global_op_red_lookup_hit.sum
+
l1tex__t_sectors_pipe_lsu_mem
_global_op_atom_lookup_hit.su
m) /
(l1tex__t_sectors_pipe_lsu_mem
_global_op_ld.sum +
l1tex__t_sectors_pipe_lsu_mem
_global_op_st.sum +
l1tex__t_sectors_pipe_lsu_mem
_global_op_red.sum +
l1tex__t_sectors_pipe_lsu_mem
_global_op_atom.sum

gld_efficiency

smsp__sass_average_data_bytes
_per_sector_mem_global_op_ld.
pct

gld_throughput

l1tex__t_bytes_pipe_lsu_mem_g Global memory load throughput
lobal_op_ld.sum.per_second

gld_transactions

l1tex__t_sectors_pipe_lsu_mem
_global_op_ld.sum

Number of global memory load
transactions

gst_efficiency

smsp__sass_average_data_bytes
_per_sector_mem_global_op_st.
pct

Ratio of requested global memory
store throughput to required
global memory store throughput
expressed as percentage
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Ratio of requested global memory
load throughput to required global
memory load throughput
expressed as percentage

gst_throughput

l1tex__t_bytes_pipe_lsu_mem_g Global memory store throughput
lobal_op_st.sum.per_second

gst_transactions

l1tex__t_sectors_pipe_lsu_mem
_global_op_st.sum

Number of global memory store
transactions

inst_executed_global_l smsp__inst_executed_op_global
oads
_ld.sum

Warp level instructions for global
loads

inst_executed_global_
stores

smsp__inst_executed_op_global
_st.sum

Warp level instructions for global
stores

atomic_transactions

l1tex__t_set_accesses_pipe_lsu_
mem_global_op_atom.sum +
l1tex__t_set_accesses_pipe_lsu_
mem_global_op_red.sum

Global memory atomic and
reduction transactions

local_load_transaction
s

l1tex__t_sectors_pipe_lsu_mem
_local_op_ld.sum

Number of local memory load
transactions

local_store_transaction l1tex__t_sectors_pipe_lsu_mem
s
_local_op_st.sum

Number of local memory store
transactions

4.2

ROOFLINE SCALING TRAJECTORIES
The concept of Roofline Scaling Trajectories (RST) is described in [25]. The idea of RST

is to observe the change in performance (GFLOP/S), which is the y axis, and arithmetic intensity
(AI), which is the x axis, of an application as the number of computational resources is varied. In
a perfect system, as the computational resources are doubled, the performance would double and
the AI would stay the same. Since this is not the case, we observe changes in AI (∆x) and
performance (∆y).
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Figure 4.2.1: Roofline Scaling Trajectory A100 example plot. As we double the computational
resources, we expect a corresponding doubling of performance (∆y), but the
observed performance is typically influenced by the change in arithmetic intensity
(∆x).

Below are descriptions provided in [25] that could explain where there is a change in AI
and performance. For our work, strong scaling is increasing the number of processing elements
(SMs), while keeping the problem size (RHS) static and weak scaling with be increasing the
number of processing elements (SMs), while also increasing the problem size (RHS). When we
refer to working set in this work, we mean a set of cache lines that hold common elements that are
requested by multiple threads in an SM.
-

∆𝑥 > 0: When strong scaling, this transition is indicative of increased temporal locality
(the number of floating-point operations has remained constant, so data movement
must have decreased). This behavior can occur when utilizing more of the GPUs SMs
as the aggregate L1 cache capacity increases with increased concurrency. Eventually,
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a working set can fit in cache, and HBM data movement is reduced. The key to
maintaining such behavior is to avoid thrashing the working set. If the cache hierarchy
involves some sharing, each processing element should limit the working set in the last
level cache, L2 cache in the case of GPUs, to its fair share. When weak scaling, this
behavior can occur when there is an increased number of elements in a cache line that
can be reused.
-

∆𝑥 < 0: This transition is an indication of a loss of temporal locality during the scaling
experiments, which could happen for various causes. When strong-scaling on shared
cache hierarchies, if the SM working set is not sufficiently small, the aggregate working
set of all SMs can eventually exceed the L2 cache capacity resulting in superfluous data
movement. A similar effect can occur when weak scaling.

-

∆𝑦 > 0: The increase in the y direction reflects the utilization of the excess compute
resources (SMs). The transition could exceed the added compute resources if such
transition carries an accompanying ∆𝑥 > 0. In the Roofline Model, the transitions are
typically bound by one of the system limits (memory or compute), depending on the
arithmetic intensity.

-

∆𝑦 < 0: A decrease in the y direction indicates some runtime or architectural overhead
that impedes increased performance. Such effects can arise from programming model
(e.g. excessive synchronization overheads, substantial communication setup time, etc.),
or contention when accessing architectural resources (e.g. L1 or L2 cache).

4.2.1

Creating Roofline Scaling Trajectory graphs
To create the roofline trajectory graphs that we show in section 6.1, we require the peak

fp64 Gflop/s and the HBM bandwidth and L2 bandwidth (and L1 bandwidth for SpMV) for the
V100 and A100 GPUs. This information will allow us to create the base for our roofline graphs
similar to those described in 3.3.
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To populate our graphs, we require the runtime, total flops, and bytes moved from HBM,
L2 cache, (and L1 cache for SpMV) for the kernel we are interested in.
-

Runtime in seconds:

-

Total_flops=(Floating_Point_Operations_Single_Precision+Floating_Point_Operatio

Gathered from Nvprof, Nsight Systems, or the application

ns_Double_Precision)
-

Bytes_moved_from_HBM = (dram_read_transactions+dram_write_transactions)*32

-

Bytes_moved_from_L2_cache=(l2_read_transactions+l2_write_transactions) *32

-

Bytes_moved_from_L1_cache=(gld_transactions+gst_transactions+atomic_transactio
ns+local_load_transactions+local_store_transactions+shared_load_transactions+share
d_store_transactions) *32

With this information we can calculate the flops per second and the Arithmetic Intensity (
𝐴𝐼 =

Total_flops
Bytes_moved

). These flop/s and AI pairs are then plotted on the roofline graph.

Connecting the dots for these points as SMs increase gives us the roofline trajectory graphs
described in 4.2
4.3

MPS
The Multi-Process Service (MPS) is an alternative, binary-compatible implementation of

the CUDA API. The MPS runtime architecture is designed to transparently enable co-operative
multi-process CUDA applications, typically MPI jobs, to utilize Hyper-Q capabilities on the
Kepler and later NVIDIA (Kepler-based) GPUs. Hyper-Q allows CUDA kernels to be processed
concurrently on the same GPU; this can benefit performance when the GPU compute capacity is
underutilized by a single application process. [26]
Below are a few new capabilities introduced with the Volta Architecture.
- Volta MPS clients submit work directly to the GPU without passing through the MPS
server.
- Each Volta MPS client owns its own GPU address space instead of sharing GPU address
space with all other MPS clients.
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- Volta MPS supports limited execution resource provisioning for Quality of Service (QoS)
Through the MPS we are capable of modifying the number of active streaming
multiprocessors (SMs) on the V100 and A100 GPUs. By modifying the number of active SMs we
are modifying the number of computational resources. Thus, we can create roofline trajectory
models similar to those described in Section 4.2.
Below is an example of how to set the active SM percentage on a V100 GPU:
export CUDA_MPS_PIPE_DIRECTORY=/tmp/nvidia-mps
export CUDA_MPS_LOG_DIRECTORY=/tmp/nvidia-log
export CUDA_MPS_ACTIVE_THREAD_PERCENTAGE=100

#

Constrain

the

percentage of active SMs.
nvidia-cuda-mps-control -d

# Start daemon in background

process.
#run the application
echo quit | nvidia-cuda-mps-control

# Shut the daemon down.

To set the SM percentage on the A100, we use the mps-wrapper from [27]. Below is an
example of the wrapper used to set the active SM percentage on a A100 GPU [27]:
export CUDA_MPS_PIPE_DIRECTORY=/tmp/nvidia-mps
export CUDA_MPS_LOG_DIRECTORY=/tmp/nvidia-log
export CUDA_MPS_ACTIVE_THREAD_PERCENTAGE=100

#

Constrain

the

percentage of active SMs.
NTASKS_PER_NODE=$((SLURM_NTASKS / SLURM_NNODES))
NODE_RANK=$((SLURM_PROCID % NTASKS_PER_NODE))
if [ $NODE_RANK -eq 0 ]; then
echo $SLURM_PROCID starting nvidia-cuda-mps-control on $(hostname)
nvidia-cuda-mps-control -d

# Start daemon in background

process.
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fi
sleep 5
if [ $NODE_RANK -eq 0 ]; then
echo "mps ready: $(date --iso-8601=seconds)"
fi
"$@"

# run the command

if [ $NODE_RANK -eq 0 ]; then
echo $SLURM_PROCID stopping nvidia-cuda-mps-control on $(hostname)
echo quit | nvidia-cuda-mps-control

# Shut the daemon down.

fi

Once we have started the daemon, we can check the number of active SMs on the GPU by
running cudaGetDeviceProperties(&prop, 0).
We are only able to manipulate the number of active SMs on the V100 and A100 GPU.
The number of active SMs cannot be set on the P100 GPU.
4.4

SPARSE BENCHMARKS
Building off of the 3.2.2 Sparse Computation Benchmarks section, we describe the two

benchmarks used for our experiments. The sparse triangular solve benchmark that we use is a
synchronization-free sparse triangular solve and the sparse matrix-vector multiple is an application
that we wrote called My_SpMV. Each of these is described below.
4.4.1

Synchronization-Free SpTRSV/SpTRSM
Synchronization-Free sparse triangular solve vector/matrix (SpTSRV/SpTRSM) is one of

the benchmarks that we use for our experiments. To evaluate the performance bottlenecks of
SpTRSM on a single GPU, we use the fastest synchronization-free method for GPUs from [3].
Figure 4.4.1.1 depicts the proposed algorithm used in the synchronization-free SpTRSM. This
builds off of Figure 3.2.2.1.1 that depicts a serial version of SpTRSV. Synchronization-free
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SpTRSM modifies the serial version by parallelizing it and allowing RHS>1. Before launching
the kernel, the application factors the input matrix by doing LU decomposition. By default, the
WARP_SIZE=32, num_threads per block=128, num_blocks=column_size/4. The WARP_SIZE
can be changed in common.h.

When the sptrsm_syncfree_cuda_executor_update kernel is

executed, each warp processes a single column of the triangular matrix. Depending on the value
of RHS and the number of non-zeros in the column (“len” in Figure 4.4.1.1), two different
algorithms could be used. This is decided in line 19 of Figure 4.4.1.1. Slightly different from the
paper algorithm, the release version of the kernel sets p=16 and q=2048.
For convenience, a summary of these two algorithms is as follows:
If (𝑙𝑒𝑛 <= 𝑟ℎ𝑠 𝑜𝑟 𝑟ℎ𝑠 > 𝑝) 𝑎𝑛𝑑 𝑙𝑒𝑛 < 𝑞 then:
Each thread in the warp will work though every entry in the assigned column of the
triangular matrix and process these values versus those in the columns of the RHS matrix b that
are equal to the 𝑤𝑎𝑟𝑝_𝑖𝑑 + 𝑘 ∗ 𝑊𝐴𝑅𝑃_𝑆𝐼𝑍𝐸.
Else:
Each thread in the warp will process every 𝑤𝑎𝑟𝑝_𝑖𝑑 + 𝑘 ∗ 𝑊𝐴𝑅𝑃_𝑆𝐼𝑍𝐸 entry in the
assigned column of the triangular matrix and process these values versus all columns of the RHS
matrix b.

Contrary to the name, the synchronization-free SpTRSM is not completely
synchronization-free. The kernel has a “__threadfence();” between the ATOMIC-ADD and
ATOMIC-DECR. This would be between the lines 23-24 and 31-32 in the proposed algorithm in
Figure 4.4.1.1.
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Figure 4.4.1.1: Proposed algorithm used for sptrsv_syncfree_cuda in [3].

4.4.2

My_SpMV
My_SpMV is the second benchmark that we use for our experiments. Building off of the

SpMV algorithm from section 3.2.2.2, we wrote our own SpMV application that we call
My_SpMV. My_SpMV takes in a matrix in COO format and converts it into CSR format. We
use Algorithm 3: Kernel-Serial from [20] as a base for our spmv_compute kernel in our My_SpMV
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program. We expand our SpMV application to solve multiple vectors at once. Because of this,
the vector being multiplied by becomes a matrix with a width of RHS. We also expand our SpMV
application by making it utilize the multiple compute units on a GPU. In our spmv_compute
kernel, each thread is assigned a row from the input matrix A equal to thread_id and then the thread
sequentially calculates the products of the non-zeros in the row with the corresponding values in
the randomly valued vector b. If 𝑅𝐻𝑆 > 1 the thread will multiply its assigned row from matrix
A by each column of the b vector. The thread sums up the products into sum and stores it into the
output vector or matrix if RHS>1. A thread will be assigned all rows equal to 𝑡ℎ𝑟𝑒𝑎𝑑_𝑖𝑑 + 𝑘 ∗
𝑐𝑜𝑙𝑢𝑚𝑛 𝑙𝑒𝑛𝑔𝑡ℎ

𝑛𝑢𝑚𝑏𝑒𝑟_𝑡ℎ𝑟𝑒𝑎𝑑𝑠 , where 𝑘 = ⌈
We

launch

the

𝑛𝑢𝑚_𝑡ℎ𝑟𝑒𝑎𝑑𝑠

⌉ − 1 , that are less than the total column length.

spmv_compute

kernel

with

threads_per_block=512

and

num_blocks=4*SMs.
4.5

MATRICES
We chose forty matrices from the SuiteSparse Matrix Collection [11]. Twenty of the

matrices are used to evaluate SpTRSV and twenty for SpMV. Each of these matrices are square
but vary in size, density, and pattern. Table 4.5.1 shows the list of matrices used to evaluate
SpTRSV and Table 4.5.2 shows the list for SpMV. These tables provide the row/column size, the
number of non-zero values, and density in percentage presented as

𝑁𝑜𝑛−𝑧𝑒𝑟𝑜 𝑣𝑎𝑙𝑢𝑒𝑠
𝑅𝑜𝑤 ∗ 𝐶𝑜𝑙𝑢𝑚𝑛

*100. For

SpTRSV, the NNZ value is the number of nonzeros in the lower triangular matrix we get from the
factored input matrix, the average parallelism is the average amount of work that can be done in
parallel throughout the program, and N_Density is the density of the lower triangular matrix we
get from the factored input matrix. NNZ, average parallelism, and max parallelism are provided
by the SpTRSV application. The average number of nonzeros and maximum number of nonzeros
are provided by the SpMV application.
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Table 4.5.1: List of matrices and their specifications used for SpTRSV
Matrix

Num
Rows

Num
Cols

Nonzeros

Density

NNZ

N_Density

2cubes
_sphere

101492

101492

1647264

0.016

874378

0.0085

7.08

1084

amazon
0302

262111

262111

1234877

0.0018

1E+06

0.0015

5139.43

15715

amazon
-2008

735323

735323

5158388

0.001

3E+06

0.0006

1176.52

138759

belgiu
m_osm

1441295

1441295

3099940

0.0001

3E+06

0.00014

2284.14

71961

caHepPh

12008

12008

237010

0.1644

130497

0.0905

49.01

2359

citPatents

3774768

0.0001

2E+07

0.00014

134813.14

1685434

conf5_
4-8x805

49152

49152

1916928

0.0793

1E+06

0.0417

1694.9

4128

cop20k
_A

121192

121192

2624331

0.0179

1E+06

0.00942

507.08

21744

delauna
y_n18

262144

262144

1572792

0.0023

1E+06

0.00153

572.37

34716

2097152 12582816

0.0003

8E+06

0.00019

4945

55027

delauna 2097152
y_n21

3774768 16518948

Average
Max
Parallelism Parallelism

filter3
D

106437

106437

2707179

0.0239

1E+06

0.01242

43.25

95

hugetra
ce00000

4588484

4588484 13758266

7E-05

1E+07

5.447E-05

26677.23

856288

mac_ec
on_fwd
500

206500

206500

1273389

0.003

948056

0.00222

16.5

21545

mc2de
pi

525825

525825

2100225

0.0008

1E+06

0.00038

513

513

offshor
e

259789

259789

4242673

0.0063

2E+06

0.00334

75.26

963

40

rgg_n_
2_18_s
0

262144

262144

3094566

0.0045

2E+06

0.00263

97.38

844

Stanfor
d

281903

281903

2312497

0.0029

1E+06

0.00184

5421.21

90165

webbas
e-1M

1000005

1000005

3105536

0.0003

2E+06

0.00024

1953.13

88133

webGoogle

916428

916428

5105039

0.0006

3E+06

0.000397

25456.33

368267

webStanfor
d

281903

281903

2312497

0.0029

1E+06

0.00178

4945.67

55027

Table 4.5.2: List of matrices and their specifications used for SpMV
Matrix

Num Rows Num Cols Nonzeros

Density

Average
Max
Nonzeros Nonzeros

adaptive

6815744

6815744

27248640

5.87E-05

3.998

4

asia_osm

11950757

11950757

25423206

1.78E-05

2.13

9

circuit5M

5558326

5558326

59524291

1.93E-04

10.71

1290501

delaunay_n24

16777216

16777216

10066320
2

3.58E-05

6.00

26

GAP-road

23947347

23947347

57708624

1.01E-05

2.41

9

germany_osm

11548845

11548845

24738362

1.85E-05

2.14

13

great-britain_osm

7733822

7733822

16313034

2.73E-05

2.11

8

hugebubbles00010

19458087

19458087

58359528

1.54E-05

3.00

3

hugetrace-00020

16002413

16002413

47997626

1.87E-05

3.00

3

hugetric-00020

7122792

7122792

21361554

4.21E-05

3.00

3

indochina-2004

7414866

7414866

19410931
1

3.53E-04

26.18

6985

italy_osm

6686493

6686493

14027956

3.14E-05

2.10

9
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kmer_U1a

67716231

67716231

13877856
2

3.03E-06

2.05

35

ljournal-2008

5363260

5363260

79023142

2.75E-04

14.73

2469

mawi_201512012
345

18571154

18571154

38040320

1.10E-05

2.048

16399896

mawi_201512020
000

35991342

35991342

74485420

5.75E-06

2.07

32481338

mawi_201512020
030

68863315

68863315

14341496
0

3.02E-06

2.08

63040326

road_central

14081816

14081816

33866826

1.71E-05

2.41

8

road_usa

23947347

23947347

57708624

1.01E-05

2.41

9

wb-edu

9845725

9845725

57156537

5.90E-05

5.81

3841
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Chapter 5: Experimental Setup
5.1

HARDWARE SETUP
To gather metrics from different NVIDIA GPUs, we ran our experiments on several

systems. The details of each of these systems are presented below.
5.1.1

BRIDGES
Bridges was a supercomputer at Pittsburgh Supercomputing Center (PSC). As of March

2021, Bridges was decommissioned.
Bridges had over 850 nodes. We focused our efforts on the Regular Shared Memory GPU
(RSM-GPU) nodes with the P100 GPUs. There was a total of 32 RSM-GPU nodes with P100
GPUs. Each RSM-GPU node with P100s consisted of two Intel Haswell E5-2683 v4 CPUs and
two NVIDIA Tesla P100 GPUs. Each of these nodes had 128GB DDR4-2400 Memory. [28]
Although none of the data used in this paper was collected from Bridges, this system was
used to create and test our scripts and to evaluate initial data.
5.1.2

NVIDIA DGX-1 P100 THROUGH CENATEHUB
All of our data from the P100 experiments were collected from the DGX-1 P100 system.

This system is accessible via Cenatehub at PNL. Each DGX-1 houses eight Nvidia P100 16GB
GPUs for a total of 128GB of HBM. The DGX has dual 20-core Intel Xeon E5-2698 v4 2.2GHz,
512GB of system memory, and 4x 1.92TB SSD RAID 0 drives. [29]
5.1.3

SUMMIT
Summit is a supercomputer at Oak Ridge National Laboratory. Summit is currently ranked

#2 in performance on top500.org as of November 2020.
All

of

our

V100

experiments

were

conducted

on

the

OLCF

Summit

supercomputer. Summit has a total of 4,608 nodes. Each Summit compute node has two IBM
Power9 CPUs, each with three NVIDIA Volta100 GPUs, for a total of 6 GPUs per compute
node. Nodes are connected using Dual-rail Mellanox EDR100G InfiniBand interconnect. Each
node has 512 GB DDR4 + 96 GB HBM2 memory and 1600 GB of nonvolatile memory. At the
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time we ran our experiments, Summit was running the Red Hat Enterprise Linux (RHEL) version
7.4 operating system. [30]
5.1.4

NVIDIA DGX A100 THROUGH CORI
All of our A100 experiments were conducted on the DGX A100 320GB system. This

system was accessible via Cori at NERSC as a testbed for the new NERSC Perlmutter
supercomputer. Each DGX houses eight Nvidia A100 40GB GPUs for a total of 320GB of HBM.
The DGX has dual AMD ROME 7742 CPUs, 1TB of system memory, 2x 1.92TB M.2 NVME
drives, and 15TB of internal storage. [31]

5.2

DESIGN OF EXPERIMENTS
We began our experiments by varying parameters for each of our benchmarks. Each run

consists of a combination of varying the number of active SMs on the GPU, the problem size, and
the input matrix. We vary the number of active SMs on the GPU by 10, 20, 40, 60, and 80 (and
108 for the A100), so that we can analyze the roofline trajectory. The active number of SMs can
only be varied on the V100 and A100. P100 does not offer a way to vary the number of SMs.
The problem size, also known as the Right-Hand Size (RHS), varies by the benchmark. For
SpTRSV and SpMV, the problem size increases the number of columns in the matrix b. For
SpTRSV, we vary the RHS to 32, 64, 128, and 256. For SpMV, we vary the RHS to 1, 2, and
4. We have chosen forty sparse matrices for our experiments from the SuiteSparse Matrix
Collection [11]. The matrices vary in size, density, and pattern. These matrices are explained in
greater detail in the previous section xxx. For each of these combinations, the metrics described
in NVprof/Nsight:Metrics were gathered using Nvprof and/or Nsight Compute.
With these runs, we identify bottlenecks by creating roofline models and analyzing the
metrics gathered. Once the potential bottlenecks are identified, we create regression models using
the relevant hardware characteristics and the matrix properties as inputs. We use R statistical
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software [32] to help identify which of the independent variables for our model have the most
impact on our dependent variables.
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Chapter 6: Results
6.1

BOTTLENECKS
In this chapter we attempt to identify hardware bottlenecks. Any part of the hardware that

hinders or inhibits performance may be considered as a bottleneck.
6.1.1

SpMV Evaluation
Here we attempt to identify bottlenecks for the My_Spmv Sparse Matrix-Vector Multiply

benchmark. We have tested twenty matrices for SpMV. A list of these matrices and their
characteristics can be found in section 4.5. We create roofline trajectory graphs for each of these
matrices. SpMV with each matrix was run varying the number of active SMs by 10, 20, 40, 60,
and 80 (and 108 for the A100). RHS, which is the width of the matrix of right-hand sides that are
being multiplied by the matrix, has its number of columns varied by 1, 2 and 4. The roofline
trajectory graphs present the (L1 AI, Gflop/s), (L2 AI, Gflop/s), and (HBM AI, Gflop/s) points for
each SM and RHS combination stated previously.
After creating and analyzing these roofline trajectory graphs, we have placed these twenty
matrices into three groups. These three groups were decided by the L2 roofline trajectory behavior
on the V100, straight left, up and to the left, and up and to the right. The roofline trajectories for
HBM and L2 and some of the matrix properties for the twenty matrices have been categorized in
Table 6.1.1.1. It should be noted that for circuit5M, mawi_201512012345, mawi_201512020000,
and mawi_201512020030, the Gflop/s plateau is technically the highest. However, the values
jump around with each varying by only fractions of a Gflop/s.
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Table 6.1.1.1: Table of the 20 matrices used for SpMV and their roofline trajectory behavior for
HBM and L2 on the V100 and A100. The GLOP/S plateau is the number of active
SMs that yield the highest Gflop/s when RHS=4.

We use the matrices adaptive, indochina-2004, and mawi_201512012345 as representative
matrices for the three groups. The adaptive matrix represents matrices that have an L2 roofline
trajectory that is up/right on the V100, indochina-2004 represents matrices that have an L2 roofline
trajectory that is up/left on the V100, and mawi_201512012345 represents matrices that have an
L2 roofline trajectory that is left on the V100. A zoomed in graph showing HBM, L2, and L1 for
these three matrices is provided for clarity in Figures 6.1.1.1, 6.1.1.2, and 6.1.1.3.
The matrices in the L2 straight left trajectory group that mawi_201512012345 represents
have a max non-zero value that is much greater that the average number of non-zeros. The
My_SpMV application works by assigning each thread a set of rows from the input matrix to
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process. Because of this, a majority of the threads will finish their work and become idle while
the threads assigned to the rows with over a million non-zeros continue to work. Matrices like
these that have a majority of their work focused on a sliver of the matrix tend to lack parallelism,
at least when used in a naïve SpMV application.
The matrices in the L2 up/left trajectory group that indochina-2004 represents and those in
the L2 up/right trajectory group that adaptive represents tend to have max non-zero values that are
closer to the average number of non-zeros for a given matrix. This results in better parallelism as
the threads are doing closer to the same amount of work. The difference between these two groups,
given the characteristics in Table 6.1.1.1, is that the total number of non-zeros tends to be larger
for the L2 up/left trajectory group. For the cases where the total number of non-zeros is
comparable to, e.g. hugebubbles-00010 and GAP-road. hugebubbles-00010 has near perfect
parallelism throughout with the average non-zeros being nearly 3 and max non-zeros being 3 and
GAP-road has an average number of non-zeros at 2.41 and max number of non-zeros at 9. This
observation holds for many, but not all cases, e.g., the adaptive matrix.
The matrices adaptive, indochina-2004, and all the matrices they represent, display an
upward trajectory. This is to be expected. As compute resources are increased, the amount of
work is split among the new compute units. However, there is increased overhead as the number
of compute units are increased. Increased overhead is often the reason why the Gflop/s does not
double as the compute units, in this case active SMs, double.
As shown in table 6.1.1.1, We can see that at varying points for each matrix, the Gflop/s
plateau. The point at which the Gflop/s plateaus is the point in which the ratio between compute
units and number of requested bytes moved because of these compute units is at its best. After
this plateau point, the Gflop/s may drop off. This could be because of a lack of sufficient
parallelism or increased data movement. If a matrix has a large difference between avg Nzrow
and Max Nzrow, the lack of parallelism limits any benefit of using addition SMs. We can see
those matrices that are closer to perfect parallelism tend to plateau around 20 or 40 SMs on the
V100 and 40 to 60 SMs on the A100. For these matrices, threads spend more time working
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concurrently than being idle. Because of this, there are more requests from HBM to L2. This
constant increased data movement may result in memory thrashing. We provide two way that
could increase this Gflop/s peak. The first is by increasing the RHS for the problem. The values
of the matrix b are used by all threads. Because of this, each thread would request the values for
its row less often, thus potentially increasing the AI. The second option would be to increase the
L2 cache or HBM bandwidth. By increasing the L2 cache size, more data could be stored without
having to constantly be replaced. By increasing the HBM bandwidth, the data that had to be
replaced would be replaced at a faster rate and by doing so, threads would be idle for less time.
We can see that the plateau values are much higher and for many cases maxed out at 108 SMs on
the A100. This could be because the A100 has an HBM bandwidth 1.7 times faster and an L2
cache 6.66 time larger than the V100.
Figure 6.1.1.1 showcases the roofline trajectory of the adaptive matrix on the V100. We
can see that as the number of SMs increases, the HBM AI decreases and the L2 AI increases. The
HBM AI decrease is an indication of a loss of temporal locality. This is to be expected. As the
number of compute units grows, we tend to see an excessive amount of data movement from HBM
to the L2 Cache. As for the L2 AI increasing as the number of SMs increases, this may be
indicative of increased temporal locality. In SpMV, the rows of the input matrix A are constantly
changing as the kernel runs. However, the values in matrix b are repeatedly used by all threads
throughout the kernel. These matrix b values may be a common working set.
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Figure 6.1.1.1: Roofline trajectory for SPMV using the adaptive matrix on a V100 GPU. The
number of active SMs varies from 10,20,40,60, and 80 and the RHS (vector width)
varies from 1,2, and 4.
Figure 6.1.1.2 showcases the roofline trajectory of the indochina-2004 matrix on the V100.
Figure 6.1.1.2 is similar to Figure 6.1.1.1. The key difference is that L2 AI is decreasing as the
number of SMs increases. This may be indicative of decreased temporal locality. The matrix b
values are still most likely a common working set. However, it can be seen that the corresponding
matrices that hold this roofline trajectory pattern of HBM up/left and L2 up/left, tend to have a
higher non-zeros count. Because of this, the row values that are pulled into L2 may be too large
and begin to overwrite the working set.
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Figure 6.1.1.2: Roofline trajectory for SPMV using the Indochina-2004 matrix on a V100 GPU.
The number of active SMs varies from 10,20,40,60, and 80 and the RHS (vector
width) varies from 1,2, and 4.

Figure 6.1.1.3 showcases the roofline trajectory of the mawi_201512012345 matrix on the
V100. The roofline trajectory models for matrix mawi_201512012345 and the others that this
matrix represents, stand out. We can see that the Gflop/s does not seem to change as the number
of SMs increases or as the number of RHS increases. The zoomed in graphs may show a change,
however the change is so small and there doesn’t seem to be any discernable pattern, that it could
be considered noise. The column/row size and number of non-zeros for these matrices are similar
to other that we have tested. However, it turns out that mawi_201512012345 and the matrices
mawi_201512012345 represent plateau immediately at SM=10. As stated earlier, the matrices
mawi_201512012345 represents have a maximum non-zero value that is much greater that the
average number of non-zeros and thus lacks parallelism.
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The only constant with regard to all matrices tested on the V100 is that as the RHS
increases, the AI increases for each type of memory. This is most likely because of an increase in
reuse for the elements in the input matrix. As the matrix b grows, the values used by the threads
in matrix A will have increased opportunity to be reused. Thus, the ratio between work done and
bytes moved becomes more balanced.

Figure 6.1.1.3: Roofline trajectory for SPMV using the mawi_201512012345 matrix on a V100
GPU. The number of active SMs varies from 10,20,40,60, and 80 and the RHS
(vector width) varies from 1,2, and 4.

Figure 6.1.1.4, 6.1.1.5, and 6.1.1.6 are used to predict if SpMV would be bound by the
HBM, L2, or L1 bandwidth if the Gflops/s were increased as to hit the HBM, L2, and L1 roofline
respectively. We call these Max_HBM, Max_L2, and Max_L1.
In Figure 8.1.4, the values on the y-axis are either 𝑙𝑜𝑔10 (
𝑀𝑎𝑥𝐻𝐵𝑀 > 𝑀𝑎𝑥𝐿2 , then we use 𝑙𝑜𝑔10 (

𝐻𝐵𝑀
𝐿2

𝐻𝐵𝑀
𝐿2

𝐿2

) or −𝑙𝑜𝑔10 (

). if 𝑀𝑎𝑥𝐿2 > 𝑀𝑎𝑥𝐻𝐵𝑀 , we use −𝑙𝑜𝑔10 (
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). If

𝐻𝐵𝑀
𝐿2

𝐻𝐵𝑀

).

Each point for each matrix represents a RHS and SM count combination. We do all this to show
that if the values are above 0, then the matrix input for SpMV would be bound by L2 instead of
HBM and if below 0, would be bound by HBM instead of L2.
𝐻𝐵𝑀

Figure 8.1.5 holds the y-axis values as either 𝑙𝑜𝑔10 (
𝑀𝑎𝑥𝐻𝐵𝑀 > 𝑀𝑎𝑥𝐿1 , then we use 𝑙𝑜𝑔10 (

𝐻𝐵𝑀
𝐿1

𝐿1

) or −𝑙𝑜𝑔10 (

𝐿1

). If

𝐻𝐵𝑀
𝐿1

). If 𝑀𝑎𝑥𝐿1 > 𝑀𝑎𝑥𝐻𝐵𝑀 , we use −𝑙𝑜𝑔10 (

𝐻𝐵𝑀

).

If the values are above 0, then the matrix input for SpMV would be bound by L1 instead of HBM
and if below 0, would be bound by HBM instead of L1.
𝐿2

𝐿1

Figure 8.1.6 holds the y-axis values as either 𝑙𝑜𝑔10 ( ) or −𝑙𝑜𝑔10 ( )If 𝑀𝑎𝑥𝐿2 >
𝐿1

𝐿2

𝐿2

𝐿1

𝐿1

𝐿2

𝑀𝑎𝑥𝐿1 , then we use 𝑙𝑜𝑔10 ( ). If 𝑀𝑎𝑥𝐿1 > 𝑀𝑎𝑥𝐿2 , we use −𝑙𝑜𝑔10 ( ). If the values are
above 0, then the matrix input for SpMV would be bound by L1 instead of L2 and if below 0,
would be bound by L2 instead of L1.
We can see that in both Figure 6.1.1.4 and 6.1.1.5, all of our matrices would be bound by
the HBM bandwidth on the V100 GPU. In Figure 6.1.1.6, we can see a few of the RHS/SM
combinations for Wb-edu are bound evenly by the Max_L1 and Max_L2. However, these are a
few edge points. Overall, every matrix that we tested would be bound by the L2 bandwidth over
the L1 bandwidth.
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Figure 6.1.1.4: Comparison of max HBM vs max L2 for SPMV on the V100 GPU if Gflop/s
were increased to hit the roof of the memory ceiling. Values above zero imply
being bound by L2 bandwidth and values below zero imply being bound by HBM
bandwidth.
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Figure 6.1.1.5: Comparison of max HBM vs max L1 for SPMV on the V100 GPU if Gflop/s
were increased to hit the roof of the memory ceiling. Values above zero imply
being bound by L1 bandwidth and values below zero imply being bound by HBM
bandwidth.

55

Figure 6.1.1.6: Comparison of max L2 vs max L1 for SPMV on the V100 GPU if Gflop/s were
increased to hit the roof of the memory ceiling. Values above zero imply being
bound by L1 bandwidth and values below zero imply being bound by L2
bandwidth.

Figure 6.1.1.7 shows that SpMV is still bound by HBM on the A100. The maximum values
shown in figure 6.1.1.7 are lower than those in figure 6.1.1.4. The nearly 3.5 times faster L2
Bandwidth on the A100 compared to the V100 may be the reason for this.
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Figure 6.1.1.7: Comparison of max HBM vs max L2 for SPMV on the A100 GPU if Gflop/s
were increased to hit the roof of the memory ceiling. Values above zero imply
being bound by L2 bandwidth and values below zero imply being bound by HBM
bandwidth.

Figures 6.1.1.8 – 6.1.1.10 show a comparison between the SpMV roofline trajectory for
the V100 and A100 and the single points for the P100. We can see from these roofline trajectory
graphs that the A100 always provides a higher HBM AI. This is to be expected as the L2 cache
size is a little more than 6x larger than the V100. The A100 also has an HBM bandwidth that is
1.72x faster than the V100. Because of these, the data requests are met much faster and there is
ample space for more working sets. The faster bandwidth may explain the higher Gflop/s on the
A100 than the V100. This is not the case for matrices like mawi_201512012345, where the V100
outperforms the A100 and the P100 is comparable to the A100. This could be because the clock
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speed on the A100 is actually a little slower than the P100 and V100. It should be noted that the
difference in Gflop/s for matrices like mawi_201512012345 is in the order of 10−2 and may not
be worth debating.

Figure 6.1.1.8: Comparison between the roofline trajectory for adaptive on the P100, V100, and
A100.
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Figure 6.1.1.9: Comparison between the roofline trajectory for indochina-2004 on the P100,
V100, and A100.
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Figure 6.1.1.10: Comparison between the roofline trajectory for mawi_201512012345 on the
P100, V100, and A100.

In Figures 6.1.1.11 - 6.1.1.13, we show the measured warp execution efficiency, achieved
occupancy, and the global memory efficiency. For many of the tested matrices, the achieved
occupancy is always very high, with the exception of the Mawi matrices which are very low. The
performance for all the Mawi matrices tends to be low overall. The high achieved occupancy for
matrices like adaptive and Indochina-2004 is not necessarily an indication of increased
performance. Achieved occupancy only requires that a warp be active with at least one thread.
Because of this, we measure the warp execution efficiency. The warp execution efficiency is the
ratio of the number of active threads in a warp to the maximum number of threads per warp, for
which every matrix has room for improvement. However, increasing the number of SMs and
improving the hardware from the V100 to the A100 does not provide any improvement. In a
similar fashion, the global memory efficiency for each matrix has room for improvement, but does
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not improve as the number of SMs increases or as new hardware is used. In fact, the global
memory efficiency decreases slightly as the RHS increases.

Figure 6.1.1.11: Comparison between the warp execution efficiency, achieved occupancy, and
global load efficiency for adaptive on the V100 and A100.
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Figure 6.1.1.12: Comparison between the warp execution efficiency, achieved occupancy, and
global load efficiency for Indochina-2004 on the V100 and A100.
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Figure 6.1.1.13: Comparison between the warp execution efficiency, achieved occupancy, and
global load efficiency for mawi_201512012345 on the V100 and A100.
6.1.1.1 SpMV Bottlenecks
Bottlenecks for SpMV can be seen in our SpMV algorithm or hardware. Although not
quite both at the same time.
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Software bottlenecks are most apparent with matrices that have poor parallelism. We have
seen those matrices that mawi_201512012345 represents tend to have very poor performance.
Improving the hardware doesn’t have very much impact, as seen in figure 6.1.1.10. In fact, using
the A100 provided about a .03 Gflop/s deterioration over the V100. The algorithm is what is
holding back any major improvements for these types of matrices. Our SpMV would need to be
rewritten to better Distribute the work amongst all the treads.
Hardware bottlenecks can be better seen when using matrices that are more balanced, nonzero wise. These would be the matrices that adaptive and Indochina-2004 represent. It can be
seen for all cases via the roofline models, Figures 6.1.1.1 - 6.1.1.3, that all our experiments fall
well into the memory bound region. For nearly all matrices that are not those represented by
mawi_201512012345, the points found using bytes moved from HBM (the blue line) are very
close to the theoretical HBM memory roofline.

Further investigation using Figures 6.1.1.4 -

6.1.1.7 shows that when we compare bandwidths for HBM, L2, and L1, we find for all cases that
HBM has the least room to grow -- i.e., the points are closest to the HBM roofline. With this
information, we think the HBM bandwidth is the primary bottleneck.

6.1.2

SpTRSV Evaluation
In this section, we attempt to identify bottlenecks for the Sparse Triangular solver

benchmark.
We have tested twenty matrices for SpTRSV. A list of these matrices and their
characteristics can be found in section 4.5. These graphs shown here are used to analyze the
roofline trajectory for each matrix. SpTRSV was run with each. Matrix varying the number of
active SMs by 10, 20, 40, 60, and 80 (and 108 for the A100). The RHS, which is the width of the
solution matrix, has its column varied by 32, 64, 128, and 256. After creating the roofline
trajectory graphs, we have placed the twenty matrices into four groups. Classification in to these
four groups was determined based on the memory or cache bandwidth by which the matrix is
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bound. These groups can be seen in Table 6.1.2.1. In Figures 6.1.2.1 – 6.1.2.4, a zoomed in graph
for HBM and L2 is provided for clarity. Although L1 isn’t presented in the graphs, it will not be
useful as the SpTRSM was compiled to bypass the L1 cache.
In Table 6.1.2.1, we check the correlation of the density of each matrix with whether it is
bound by HBM or L2. Given the matrices that we have used in our experiments, we can see that
the memory bound is somewhat correlated to the likelihood of either HBM or L2 being a
bottleneck. The denser the matrix, the more likely it is bound by L2 and the less dense the matrix,
the more likely it is bound by HBM. This doesn’t seem to be the case for the three matrices,
delauney_n18, delauney_n21, and webbase-1M. Both delauney_n18 and delauney_n21 start as
bound by L2 and move to being bound by HBM as the RHS increases. Delauney_n18 is bound
by L2 at RHS=32 and delauney_n21 is bound by L2 at RHS=32 and 64. Webbase-1M goes from
being bound by HBM to being bound by L2 as the number of SMs increases. SpTRSM runs using
webbase-1M are bound by HBM when SMs<40 and bound by L2 when SMs>=40. These values
are displayed but not marked in Figure 6.1.2.5.
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Table 6.1.2.1: Table of matrices used for SpTRSV on the V100. This table shows that as the
density of the matrix increases, so does the likelihood that they matrix is bound by
L2 bandwidth.

Table 6.1.2.2 also shows a correlation between the average parallelism and the likelihood
that a matrix will be bound by L2 or HBM bandwidth. As average parallelism grows, so does the
likelihood that the matrix bound by HBM bandwidth. It would also seem that low average
parallelism is indicative of a left roofline trajectory for L2.
It should be stated that for the A100 Gflop/s plateau results in table 6.1.2.2 that plateau at
10 SMs, the roofline trajectories are for SM value 20 and greater. The 10 SM plateau looks like
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an anomaly. Further similar runs with SM values set closer to 10 will need to be done in the future
to investigate this behavior.
Insights from both table 6.1.2.1 and 6.1.2.2 are correlations and may not end up being
causation.

Table 6.1.2.2: Table of the 20 matrices used for SpTRSV and their roofline trajectory behavior
for HBM and L2 on the V100 and A100. The GLOP/S plateau is the number of
active SMs that yield the highest Gflop/s when RHS=256.

We use the matrices amazon-2008, webbase-1M, filter3D, and mac_econ_fwd500 as
representative matrices for the four groups. The amazon-2008 matrix represents matrices that are
bound by HBM bandwidth on the V100, webbase-1M represents matrices that are bound by both
HBM and L2 bandwidth on the V100, filter3D represents matrices that are bound by L2 bandwidth,
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and mac_econ_fwd500 which has odd performance and stood out to us. A zoomed in graph
showing HBM and L2 for these four matrices is provided for clarity in Figures 6.1.2.1 - 6.1.2.4.
The matrices amazon-2008, webbase-1M, filter3D, and all the matrices they represent,
display an upward trajectory. This is to be expected. As compute resources are increased, the
amount of work is split among the new compute units. However, there is increased overhead as
the number of compute units are increased. Increased overhead is often the reason why the Gflop/s
does not double as the compute units, in this case active SMs, double. We can see that at varying
points for each matrix, the Gflop/s plateau. The point at which the Gflop/s plateaus is the point at
which the ratio between compute units and number of requested bytes moved because of these
compute units is at its best.
After this plateau point, the Gflop/s may drop off. This could be because of a lack of
sufficient parallelism or increased data movement. If a matrix has a large difference between avg
parallelism and max parallelism, the lack of parallelism limits any benefit of using additional SMs.
This may be the cause for mac_econ_fwd500’s quick plateau.

The max parallelism for

mac_econ_fwd500 is 1305 times larger than its average parallelism. For reference, the largest
percent difference is 2cubes_sphere max parallelism, which is 153 times larger than its average
parallelism. For the remainder of the matrices, the percent difference between the max and average
parallelism becomes more reasonable. For these matrices, threads spend more time working
concurrently than being idle. Because of this, there are more requests from HBM to L2. This
constant increased data movement may result in memory thrashing.
We provide two way that could increase this Gflop/s peak. The first is by increasing the
RHS for the problem. Increasing the RHS value should increase parallelism, thus increasing the
Gflop/s and potentially increasing the AI. At the least, the AI should increase theoretically.
Contrary to what we would expect to happen, this is not the case for our SpTRSV runs. Every
matrix shows a decrease in AI as the RHS increases. This is indicative of a loss of locality and
thus more cache misses. The second option would be to increase the L2 cache size or HBM
bandwidth. By increasing the L2 cache size, more data could be stored without having to
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constantly be replaced. This is shown in Figures 6.1.2.6 – 6.1.2.9 where with the larger L2 cache
size, the A100 has a higher AI value than the P100 or V100. By increasing the HBM bandwidth,
the data that had to be replaced would be replaced at a faster rate and by doing so, threads would
be idle for less time. We can see that the plateau values are much higher and for many cases maxed
out at 108 SMs on the A100. This could be because the A100 has an HBM bandwidth 1.7 times
faster and an L2 cache 6.66 time larger than the V100.

Figure 6.1.2.1: Roofline trajectory for SpTRSV using the amazon-2008 matrix on a V100 GPU.
The number of active SMs varies as 10, 20, 40, 60, and 80 and the RHS (vector
width) varies as 32, 64, 128, and 256.
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Figure 6.1.2.2: Roofline trajectory for SpTRSV using the webbase-1M matrix on a V100 GPU.
The number of active SMs varies as 10, 20, 40, 60, and 80 and the RHS (vector
width) varies as 32, 64, 128, and 256.
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Figure 6.1.2.3: Roofline trajectory for SpTRSV using the filter3D matrix on a V100 GPU. The
number of active SMs varies as 10, 20, 40, 60, and 80 and the RHS (vector width)
varies as 32, 64, 128, and 256.
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Figure 6.1.2.4: Roofline trajectory for SpTRSV using the mac_econ_fwd500 matrix on a V100
GPU. The number of active SMs varies as 10, 20, 40, 60, and 80 and the RHS
(vector width) varies as 32, 64, 128, and 256.

Figure 6.1.2.5 is used to predict if SpTRSV would be bound by HBM or L2 if the Gflops/s
were increased to hit the HBM and L2 rooflines. We call these Max_HBM and Max_L2. The
𝐻𝐵𝑀

values on the y-axis are either 𝑙𝑜𝑔10 (
𝐻𝐵𝑀

use 𝑙𝑜𝑔10 (

𝐿2

𝐿2

𝐿2

) or −𝑙𝑜𝑔10 (

𝐻𝐵𝑀

). If 𝑀𝑎𝑥𝐻𝐵𝑀 > 𝑀𝑎𝑥𝐿2 , then we
𝐿2

) if 𝑀𝑎𝑥𝐿2 > 𝑀𝑎𝑥𝐻𝐵𝑀 , we use −𝑙𝑜𝑔10 (

𝐻𝐵𝑀

). Each point for each matrix

represents a RHS and SM count combination. We do all this to show that if the values are above
0, then the matrix input for SpTRSV would be bound by L2 and if below 0, would be bound by
HBM.
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Figure 6.1.2.5: Comparison of max HBM vs max L2 for SpTRSV on the V100 GPU if Gflop/s
were increased to hit the memory or cache roofline. Values above zero imply being
bound by L2 bandwidth and values below zero imply being bound by HBM
bandwidth.

Figure 6.1.2.6 shows that matrices used in SpTRSV could still be bound by HBM or L2 on
the A100. For the most part, many of the matrices stayed near the values shown in figure 6.1.2.5.
A few matrices, delaunay_n18, cop20k_A, and web-Stanford, shifted enough to alter their
classification, detailed in table 6.1.2.2.
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Figure 6.1.2.6: Comparison of max HBM vs max L2 for SpTRSV on the A100 GPU if Gflop/s
were increased to hit the memory or cache roofline. Values above zero imply being
bound by L2 bandwidth and values below zero imply being bound by HBM
bandwidth.

Figures 6.1.2.7 – 6.1.2.10 show a comparison between the SpTRSV roofline trajectory for
the V100 and A100 and the single points for the P100. We can see from these roofline trajectory
graphs that the A100 always provides a higher HBM AI. This is to be expected as the L2 cache
size on the A100 is a little more than 6x larger than on the V100. The A100 also has an HBM
bandwidth that is 1.72x faster than the V100. Because of these, the data requests are met much
faster and there is ample space for more working sets. We do notice that many of the matrices
have a lower Gflop/s on the A100 than the V100. This could be because the clock speed on the
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A100 is actually a little slower than the V100 or the SpTRSV application may not be able to fully
take advantage of the increased HBM bandwidth. A few cases, like webbase-1M RHS=64, do
show a slight improvement in Gflop/s. Even with the reduced clock speed, the increase from 80
SMs to 108 SMs should show an improvement in performance if there is sufficient parallelism.

Figure 6.1.2.7: Comparison between the roofline trajectories for amazon-2008 on the P100,
V100, and A100.
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Figure 6.1.2.8: Comparison between the roofline trajectories for webbase-1M on the P100,
V100, and A100.
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Figure 6.1.2.9: Comparison between the roofline trajectories for filter3D on the P100, V100, and
A100.
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Figure 6.1.2.10: Comparison between the roofline trajectories for mac_econ_fwd500 on the
P100, V100, and A100.

In Figures 6.1.2.11 - 6.1.2.14, we show the measured warp execution efficiency, achieved
occupancy, and the global memory efficiency. For all of the tested matrices, the achieved
occupancy is always very high. The high achieved occupancy for these matrices is not necessarily
an indication of increased performance. Achieved occupancy only requires that a warp be active
with at least one thread. Because of this, we measure the warp execution efficiency. The warp
execution efficiency is the ratio of the number of active threads in a warp to the maximum number
of threads per warp, for which every matrix has room for improvement. However, increasing the
number of SMs and improving the hardware from the V100 to the A100 does not improve the
warp execution efficiency or the achieved occupancy. In a similar fashion, the global memory
efficiency for each matrix has room for improvement, but deteriorates as the number of SMs
increases. Using the A100 vs the V100 shows a slight decrease in the global memory efficiency.
The global memory efficiency increases as the RHS increases with diminishing returns as the
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number of SMs is increased, most likely because the increased number of warps means an
increases number of memory requests into the same size L2 cache.

Figure 6.1.2.11: Comparison between the warp execution efficiency, achieved occupancy, and
global load efficiency for amazon-2008 on the V100 and A100.
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Figure 6.1.2.12: Comparison between the warp execution efficiency, achieved occupancy, and
global load efficiency for webbase-1M on the V100 and A100.
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]
Figure 6.1.2.13: Comparison between the warp execution efficiency, achieved occupancy, and
global load efficiency for filter3D on the V100 and A100.
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Figure 6.1.2.14: Comparison between the warp execution efficiency, achieved occupancy, and
global load efficiency for mac_econ_fwd500 on the V100 and A100.
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6.1.2.1 SpTRSV Bottlenecks
Bottlenecks for SpTRSV can be seen by the SpTRSV algorithm or hardware. Although
not quite both at the same time.
Software bottlenecks are most apparent with the matrix mac_econ_fwd500 because the
large percentage difference in its max and average parallelism. Improving the hardware doesn’t
have very much impact, as seen in figure 6.1.2.10. In fact, using the A100 provided about a .5
Gflop/s deterioration over the V100. The algorithm could be what is holding back any major
improvements for these types of matrices. The SpTRSV algorithm may need to be rewritten to
better Distribute the work.
Hardware bottlenecks can be seen for all cases via the roofline models, figures 6.1.2.1 6.1.2.4, that all our experiments fall well into the memory bound region. It can be seen, that neither
the HBM points (the blue line) or L2 points (the green line) are very close to the theoretical HBM
memory roofline. Some like amazon-2008 get close as 52 Gflop/s and a memory roofline peak of
103.8 Gflop/s above it. Because of this, neither HBM or L2 bandwidth can be the sole bottleneck.
Further investigation using figures 6.1.2.5 - 6.1.2.6 shows that when we compare
bandwidths for HBM and L2, we find for some cases HBM has the least room to grow and for
other it’s L2. Some tend to be vary being bound by HBM and L2 bandwidth depending on the
RHS and number of SMs. Ideally, increasing HBM bandwidth for those that are bound by HBM
and increasing L2 bandwidth for those bound by L2 bandwidth would be only recommendation.
However, it can be seen in figure 6.1.2.7 – 6.1.2.10 that using technology that with a faster HBM
and L2 bandwidth doesn’t necessarily improve performance.

A few instances do show slight

improvement i.e., amazon-2008 RHS=256. One take away is that the AI for the HBM points
always increases from V100 to A100. It may be that many of our sample matrices are too small
to take advantage of the newer hardware. We’d like to point out that the A100 has a slower clock
speed than both the P100 and V100. If the increase in memory bandwidth and size isn’t providing
an increase in performance, it may be because of the drop in the clock speed from 1530 MHz on
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the V100 to 1410 MHz on the A100. We theorize that if the clock speed were kept constant
throughout, then the primary bottlenecks would be either HBM or L2 bandwidth.

6.2

MODELS

In this section, we predict the performance of sparse computations given an input matrix and GPU
hardware characteristics. We create models for estimating runtime, Gflop/s, HBM AI, and L2 AI
given the number of active SMs, density of the input matrix for SpMV or density of the lower
triangular matrix for SpTRSV, matrix row/column length, number of flops for a given RHS,
number of non-zeros of the input matrix for SpMV or lower triangular matrix for SpTRSV, RHS
(Width of the b matrix), the average and maximum parallelism (only for SpTRSV) or the average
and maximum number of non-zeros over the rows of the matrix (only for SpMV), and peak HBM
memory bandwidth, peak L2 memory bandwidth, L2 cache size, and clock speed per GPU.
R was used to create all statistical modeling [32]. R is a programming language that
specializes in statistical computing and graphics. We used R for its ability to create linear models
and produce informative plots.
6.2.1

SpMV Models
Below we describe the runtime(ns), HBM bytes moved, and L2 bytes moved models

created for SpMV. Once these models are created, we take the number of flops for a given RHS
and dividing it by the appropriate value from our models to predict Gflop/s, HBM AI, and L2 AI.
The following is the second-degree regression model used to estimate runtime(ns) for
SpMV. The betas for this model can be found in table 6.2.1.1.
Regression model:
𝑆𝑝𝑀𝑉: 𝑅𝑢𝑛𝑡𝑖𝑚𝑒_𝑛𝑠 = 2^(𝐵0 + 𝐵1 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵2 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 + 𝐵3 ∗
𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵4 ∗ 𝑅𝐻𝑆 + 𝐵5 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵6 ∗ 𝑎𝑣𝑒𝑟𝑅𝐷 + 𝐵7 ∗
𝑙𝑜𝑔2(𝑚𝑎𝑥𝑅𝐷 ) + 𝐵8 ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵9 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠)2 + 𝐵10 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 2 + 𝐵11 ∗
𝑙𝑜𝑔2(𝑁𝑁𝑍)2 + 𝐵12 ∗ 𝑅𝐻𝑆 2 + 𝐵13 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒.2 + 𝐵14 ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷2 + 𝐵15 ∗
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𝑙𝑜𝑔2(max_𝑟𝑑)2 + 𝐵16 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵17 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗
𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵18 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 + 𝐵19 ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵20 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵21 ∗
𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵22 ∗ 𝑅𝐻𝑆 ∗
𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵23 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒.∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 + 𝐵24 ∗
𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒.∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵25 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒.∗
𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵26 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵27 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵28 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑅𝐻𝑆 + 𝐵29 ∗
𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵30 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵31 ∗ 𝑙𝑜𝑔2(𝐿2_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵32 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠))

Table 6.2.1.1: Runtime_ns model Beta values for SpMV.
Beta

Value

Beta

Value

Beta

Value

𝑩𝟎

12365.688

𝑩𝟏𝟏

52.356

𝑩𝟐𝟐

0.00114

𝑩𝟏

-755.308

𝑩𝟏𝟐

6133.431

𝑩𝟐𝟑

44.707

𝑩𝟐

-4438535.279

𝑩𝟏𝟑

0.00029

𝑩𝟐𝟒

-0.00063

𝑩𝟑

-36037.963

𝑩𝟏𝟒

1.099

𝑩𝟐𝟓

0.00055

𝑩𝟒

-55200.104

𝑩𝟏𝟓

-0.034

𝑩𝟐𝟔

18432.021

𝑩𝟓

0.106

𝑩𝟏𝟔

-135.881

𝑩𝟐𝟕

-0.19

𝑩𝟔

-577.79

𝑩𝟏𝟕

0.0026

𝑩𝟐𝟖

-0.074

𝑩𝟕

-2.742

𝑩𝟏𝟖

193819.548

𝑩𝟐𝟗

-0.0201

𝑩𝟖

36801.51

𝑩𝟏𝟗

20.22

𝑩𝟑𝟎

0.097

𝑩𝟗

83.235

𝑩𝟐𝟎

0.122

𝑩𝟑𝟏

-0.017

𝑩𝟏𝟎

5566796514.112

𝑩𝟐𝟏

-0.00037

𝑩𝟑𝟐

4.247
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The following is the fourth-degree regression model used to estimate the HBM bytes
moved for SpTRSV. The betas for this model can be found in table 6.2.1.2.
Regression model:
𝑆𝑝𝑀𝑉: 𝐻𝐵𝑀𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑 = 2^(𝐵0 + 𝐵1 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵2 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 +
𝐵3 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵4 ∗ 𝑅𝐻𝑆 + 𝐵5 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵6 ∗ 𝑎𝑣𝑒𝑟𝑅𝐷 + 𝐵7 ∗
𝑙𝑜𝑔2(𝑚𝑎𝑥𝑅𝐷 ) + 𝐵8 ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵9 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠)2 + 𝐵10 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 2 + 𝐵11 ∗
𝑙𝑜𝑔2(𝑁𝑁𝑍)2 + 𝐵12 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒.2 + 𝐵13 ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷2 + 𝐵14 ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵15 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗
𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵16 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵17 ∗
𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵18 ∗ 𝑅𝐻𝑆 ∗
𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵19 ∗ 𝑅𝐻𝑆 ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵20 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 ∗
𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵21 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵22 ∗
𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵23 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵24 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷))

Table 6.2.1.2: HBM bytes_moved model Beta values for SpMV.
Beta

Value

Beta

Value

Beta

Value

𝑩𝟎

424.634

𝑩𝟗

-11.668

𝑩𝟏𝟖

0.0008

𝑩𝟏

-94.008

𝑩𝟏𝟎

266429980.532

𝑩𝟏𝟗

-0.005

𝑩𝟐

-202118.304

𝑩𝟏𝟏

-14.214

𝑩𝟐𝟎

777.608

𝑩𝟑

56.304

𝑩𝟏𝟐

-0.00001

𝑩𝟐𝟏

0.313

𝑩𝟒

0.173

𝑩𝟏𝟑

-0.262

𝑩𝟐𝟐

-0.318

𝑩𝟓

0.061

𝑩𝟏𝟒

26.683

𝑩𝟐𝟑

-0.00676

𝑩𝟔

19.038

𝑩𝟏𝟓

-0.00295

𝑩𝟐𝟒

0.022

𝑩𝟕

0.765

𝑩𝟏𝟔

-0.03994

𝑩𝟖

0.641

𝑩𝟏𝟕

0.00326
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The following is the fourth-degree regression model used to estimate the L2 bytes moved
for SpMV. The betas for this model can be found in table 6.2.1.3.
Regression model:
𝑆𝑝𝑀𝑉: 𝐿2𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑 = 2^(𝐵0 + 𝐵1 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵2 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 +
𝐵3 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵4 ∗ 𝑅𝐻𝑆 + 𝐵5 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. +𝐵6 ∗ 𝑎𝑣𝑒𝑟𝑅𝐷 + 𝐵7 ∗
𝑙𝑜𝑔2(𝑚𝑎𝑥𝑅𝐷 ) + 𝐵8 ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵9 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠)2 + 𝐵10 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 2 + 𝐵11 ∗
𝑙𝑜𝑔2(𝑁𝑁𝑍)2 + 𝐵12 ∗ 𝑅𝐻𝑆 2 + 𝐵13 ∗ 𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒.2 + 𝐵14 ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠)2 +
𝐵15 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵16 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑅𝐻𝑆 + 𝐵17 ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 + 𝐵18 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵19 ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵20 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 + 𝐵21 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗
𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵22 ∗ 𝑅𝐻𝑆 ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵23 ∗ 𝑅𝐻𝑆 ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵24 ∗
𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒.∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 + 𝐵25 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵26 ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 ∗
𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵27 ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) + 𝐵28 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵29 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵30 ∗
𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑅𝐻𝑆 + 𝐵31 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝐷𝑒𝑛𝑠𝑖𝑡𝑦 + 𝐵32 ∗
𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑎𝑣𝑒𝑟_𝑅𝐷 + 𝐵33 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑚𝑎𝑥_𝑅𝐷) +
𝐵34 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠))

Table 6.2.1.3: L2 bytes_moved model Beta values for SpMV.
Beta

Value

Beta

Value

Beta

Value

𝑩𝟎

-21689.852

𝑩𝟏𝟐

2814.862

𝑩𝟐𝟒

8.669

𝑩𝟏

553.111

𝑩𝟏𝟑

-0.000002

𝑩𝟐𝟓

8970937.02

𝑩𝟐

123111779.888

𝑩𝟏𝟒

0.046

𝑩𝟐𝟔

284307.598

𝑩𝟑

-16683.899

𝑩𝟏𝟓

6038.964

𝑩𝟐𝟕

-5.307

𝑩𝟒

-25334.021

𝑩𝟏𝟔

-0.023

𝑩𝟐𝟖

0.313
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𝑩𝟓

-0.0002

𝑩𝟏𝟕

2613233.822

𝑩𝟐𝟗

-0.089

𝑩𝟔

12971.948

𝑩𝟏𝟖

3441.467

𝑩𝟑𝟎

0.085

𝑩𝟕

-25.549

𝑩𝟏𝟗

1.372

𝑩𝟑𝟏

4721.072

𝑩𝟖

16889.391

𝑩𝟐𝟎

-8182305.795

𝑩𝟑𝟐

-0.058

𝑩𝟗

-2855.56

𝑩𝟐𝟏

-3206.367

𝑩𝟑𝟑

0.005

𝑩𝟏𝟎

-193435606615.313

𝑩𝟐𝟐

-0.003

𝑩𝟑𝟒

-0.183

𝑩𝟏𝟏

-3200.728

𝑩𝟐𝟑

-0.003

Table 6.2.1.4: SpMV model statistical summaries.

Residual
Standard Error
Multiple Rsquared
Adjusted Rsquared
F-Statistic
p-value

SpMV models
Runtime (ns)
HBM bytes moved
0.3373 on 626 degrees 0.2972 on 634 degrees
of freedom
of freedom

L2 bytes moved
0.1001 on 624 degrees
of freedom

0.9938

0.9609

0.9953

0.9935

0.9595

0.995

3154 on 32 and 626 DF
< 2.2e-16

650 on 24 and 634 DF
< 2.2e-16

3882 on 34 and 624 DF
< 2.2e-16

We can see that given the high values for each of the three R-squared values, we can safely
assume that not only are the sample points fitted well but any interpolated values can be predicted
accurately.
We obtain Gflop/s, HBM AI, and L2 AI predictions by taking the number of flops for a
given RHS and dividing it by the value predicted by the appropriate regression model.
𝑓𝑙𝑜𝑝𝑠
𝑆𝑝𝑀𝑉: 𝐺𝑓𝑙𝑜𝑝/𝑠 =
𝑅𝑢𝑛timens
𝑓𝑙𝑜𝑝𝑠
𝑆𝑝𝑀𝑉: 𝐻𝐵𝑀𝐴𝐼 =
𝐻𝐵𝑀𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑
𝑓𝑙𝑜𝑝𝑠
𝑆𝑝𝑀𝑉: 𝐿2𝐴𝐼 =
𝐿2𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑
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6.2.1.1 SpMV Models Analysis
We test our models against the three matrices chosen in section 6.2.1. We graph the
roofline trajectories for the V100 and A100 at RHS=4 and then create a mesh graph using our
models. The models use the matrix characteristics, the number of active SMs (10, 20, 40, and 80.
We omit 108 as the V100 doesn’t have 108 SMs.), density of the matrix, matrix row/column length,
number of non-zeros of matrix, the number of flops for a given RHS, and RHS (width of the b
matrix). For peak HBM memory bandwidth, peak L2 memory bandwidth, L2 cache size, and
clock speed per GPU, we use the values described in section 3.1.1 and ten equally spaced values
between these. For example, V100 HBM peak memory bandwidth is 900GB/s and A100 HBM
peak memory bandwidth is 1555GB/s. So, HBM memory bandwidth is set to 900, 965.5, 1031,
1096.5, 1162, 1227.5, 1293, 1358.5, 1424, 1489.5, and 1555 GB/s. This is what gives us a meshlike graph. The full red line of the mesh in Figures 6.2.1.1.1, 6.2.1.1.2, and 6.2.1.1.3 represents
the output from the models given the V100 hardware characteristics. Similarly, the green line in
the mesh represents the A100 characteristics. Points in the mesh between the full red and full
green ends represent outputs given hardware characteristics between the V100 and A100 as
explained previously.
As we expected, the values obtained from the models tend to be near the measured values.
The graphs seem to express that the measured values are different from the estimated values from
the models. This is because each graph is zoomed in. Looking more closely, the estimated values
are near the measured values. More so, we find that if the matrix is bound by the HBM bandwidth,
which all matrices tested for SpMV are, the model’s HBM trajectory tends to match the measured
trajectory.
For our representative matrices, both the estimated values and HBM roofline trajectory
holds true for adaptive in Figure 6.2.1.1.1 and indochina-2004 in Figure 6.2.1.1.2. This is not
exactly the case for our representative matrix mawi_201512012345 in Figure 6.2.1.1.3. The
estimated Gflop/s value are at most off by 0.022 Gflop/s from measured. It could be argued that
estimated V100 trajectory is close, however the estimated A100 trajectory is not. It turns out that
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mawi_201512012345 and the matrices mawi_201512012345 represents plateau immediately at
SM=10 because of their lack of parallelism. Because of this, the measured Gflop/s doesn’t
improve with more SMs and just jumps around seemingly randomly near the Gflop/s value at
SM=10. This could explain why our model has trouble estimating the trajectory.

Figure 6.2.1.1.1: Roofline trajectory graph for SpMV with matrix input adaptive for both the
V100 and A100 and a mesh graph that shows predicted output for hardware
specifications between the V100 and A100. RHS=4.
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Figure 6.2.1.1.2: Roofline trajectory graph for SpMV with matrix input Indochina-2004 for both
the V100 and A100 and a mesh graph that shows predicted output for hardware
specifications between the V100 and A100. RHS=4.
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Figure 6.2.1.1.3: Roofline trajectory graph for SpMV with matrix input mawi_201512012345 for
both the V100 and A100 and a mesh graph that shows predicted output for
hardware specifications between the V100 and A100. RHS=4.

6.2.2

SpTRSV Models
Below we describe the runtime(ns), HBM bytes moved, and L2 bytes moved models

created for SpTRSV. Once these models are created, we take the number of flops for a given RHS
and dividing it by the appropriate value from our models to predict Gflop/s, HBM AI, and L2 AI.
The following is the second-degree regression model used to estimate runtime(ns) for
SpTRSV. The betas for this model can be found in table 6.2.2.1.
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Regression model:
𝑆𝑝𝑇𝑅𝑆𝑉: 𝑅𝑢𝑛time_ns = 2^(𝐵0 + 𝐵1 ∗ 𝑙𝑜𝑔2(𝐷𝑒𝑛𝑠𝑖𝑡𝑦) + 𝐵2 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵3 ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) + 𝐵4 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠)2 + 𝐵5 ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚𝑚𝑎𝑥 )2 + 𝐵6 ∗
2

𝑙𝑜𝑔2(𝑁𝐷𝑒𝑛𝑠𝑖𝑡𝑦 ) + 𝐵7 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍)2 + 𝐵8 ∗ 𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. )2 + 𝐵9 ∗
2

𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚𝑎𝑣𝑔 ) + 𝐵10 ∗ (𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥)) + 𝐵11 ∗
(𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦)) + 𝐵12 ∗ (𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔)) + 𝐵13 ∗ (𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠)) + 𝐵14 ∗
(𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍)) + 𝐵15 ∗ (𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆)) +
𝐵16 ∗ (𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔)) + 𝐵17 ∗
(𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠)) + 𝐵18 ∗ (𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆)) + 𝐵19 ∗
(𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔)) + 𝐵20 ∗ (𝑙𝑜𝑔2(𝑅𝐻𝑆) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔)) +
𝐵21 ∗ (𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔)) + 𝐵22 ∗
(𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠)) + 𝐵23 ∗ (𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥)) + 𝐵24 ∗ (𝑙𝑜𝑔2(𝐿2_𝐶𝑎𝑐ℎ𝑒_𝐾𝐵) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠)) + 𝐵25 ∗
(𝑙𝑜𝑔2(𝐺𝑃𝑈_𝐵𝑜𝑜𝑠𝑡_𝐶𝑙𝑜𝑐𝑘. 𝑀ℎ𝑧. ) ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆)))

Table 6.2.2.1: Time_ns model Beta values for SpTRSV.
Beta

Value

Beta

Value

Beta

Value

𝑩𝟎

2015.614

𝑩𝟗

0.098

𝑩𝟏𝟖

-0.22

𝑩𝟏

4.931

𝑩𝟏𝟎

1.244

𝑩𝟏𝟗

0.961

𝑩𝟐

559.295

𝑩𝟏𝟏

-171.575

𝑩𝟐𝟎

0.037

𝑩𝟑

-1.926

𝑩𝟏𝟐

-1.29

𝑩𝟐𝟏

-0.04

𝑩𝟒

-171.237

𝑩𝟏𝟑

0.224

𝑩𝟐𝟐

-0.019

𝑩𝟓

-0.183

𝑩𝟏𝟒

-0.531

𝑩𝟐𝟑

-0.052

𝑩𝟔

-43.173

𝑩𝟏𝟓

0.142

𝑩𝟐𝟒

0.013

𝑩𝟕

42.821

𝑩𝟏𝟔

0.112

𝑩𝟐𝟓

0.222
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𝑩𝟖

0.055

𝑩𝟏𝟕

-0.239

The following is the second-degree regression model used to estimate the HBM bytes
moved for SpTRSV. The betas for this model can be found in table 6.2.2.2.
Regression model:
𝑆𝑝𝑇𝑅𝑆𝑉: 𝐻𝐵𝑀𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑 = 2^(𝐵0 + 𝐵1 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵2 ∗
𝑙𝑜𝑔2(𝐷𝑒𝑛𝑠𝑖𝑡𝑦) + 𝐵3 ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) + 𝐵4 ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) + 𝐵5 ∗
𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) + 𝐵6 ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵7 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠)2 + 𝐵8 ∗
2

𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚𝑚𝑎𝑥 )2 + 𝐵9 ∗ 𝑙𝑜𝑔2(𝑁𝐷𝑒𝑛𝑠𝑖𝑡𝑦 ) + 𝐵10 ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆)2 + 𝐵11 ∗
2

𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚𝑎𝑣𝑔 ) + 𝐵12 ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠)2 + 𝐵13 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) +
𝐵14 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) + 𝐵15 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵16 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵17 ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵18 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) +
𝐵19 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵20 ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) ∗
𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) + 𝐵21 ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) ∗ 𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦) + 𝐵22 ∗
𝑙𝑜𝑔2(𝑅𝐻𝑆) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵23 ∗ 𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) +
𝐵24 ∗ 𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵25 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) + 𝐵26 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵27 ∗
𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) + 𝐵28 ∗
𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦) + 𝐵29 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵30 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠))

Table 6.2.2.2: HBM bytes moved model Beta values for SpTRSV.
Beta

Value

Beta

Value

Beta

Value

𝑩𝟎

-48.649

𝑩𝟏𝟏

-0.015

𝑩𝟐𝟐

0.014

𝑩𝟏

14.637

𝑩𝟏𝟐

0.729

𝑩𝟐𝟑

-0.288
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𝑩𝟐

0.209

𝑩𝟏𝟑

"2.938

𝑩𝟐𝟒

-1.544

𝑩𝟑

0.811

𝑩𝟏𝟒

82.446

𝑩𝟐𝟓

-0.02

𝑩𝟒

-266.671

𝑩𝟏𝟓

-0.353

𝑩𝟐𝟔

0.072

𝑩𝟓

0.503

𝑩𝟏𝟔

-3.036

𝑩𝟐𝟕

-0.056

𝑩𝟔

6.247

𝑩𝟏𝟕

-0.031

𝑩𝟐𝟖

-0.164

𝑩𝟕

-2.887

𝑩𝟏𝟖

-41.295

𝑩𝟐𝟗

-0.034

𝑩𝟖

-0.011

𝑩𝟏𝟗

0.238

𝑩𝟑𝟎

-0.09

𝑩𝟗

0.567

𝑩𝟐𝟎

0.015

𝑩𝟏𝟎

-0.662

𝑩𝟐𝟏

41.171

The following is the second-degree regression model used to estimate the L2 bytes moved
for SpTRSV. The betas for this model can be found in table 6.2.2.3.
Regression model:
𝑆𝑝𝑇𝑅𝑆𝑉: 𝐿2𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑 = 2^(𝐵0 + 𝐵1 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵2 ∗
𝑙𝑜𝑔2(𝐷𝑒𝑛𝑠𝑖𝑡𝑦) + 𝐵3 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵4 ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵5 ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) + 𝐵6 ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵7 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠)2 + 𝐵8 ∗
2

𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚𝑚𝑎𝑥 )2 + 𝐵9 ∗ 𝑙𝑜𝑔2(𝑁𝐷𝑒𝑛𝑠𝑖𝑡𝑦 ) + 𝐵10 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍)2 + 𝐵11 ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆)2 +
2

𝐵12 ∗ 𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. )2 + 𝐵13 ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚𝑎𝑣𝑔 ) + 𝐵14 ∗
𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠)2 + 𝐵15 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) + 𝐵16 ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵17 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) + 𝐵18 ∗
𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗ 𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) + 𝐵19 ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵20 ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) + 𝐵21 ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) + 𝐵22 ∗
𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑚𝑎𝑥) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵23 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) +
𝐵24 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵25 ∗ 𝑙𝑜𝑔2(𝑁𝑁𝑍) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵26 ∗
𝑙𝑜𝑔2(𝑅𝐻𝑆) ∗ 𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦) + 𝐵27 ∗ 𝑙𝑜𝑔2(𝑅𝐻𝑆) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵28 ∗
95

𝑙𝑜𝑔2(𝑆𝑀. 𝐴𝑐𝑡𝑢𝑎𝑙. 𝑛𝑢𝑚𝑏𝑒𝑟. 𝑎𝑐𝑡𝑖𝑣𝑒. ) ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) + 𝐵29 ∗ 𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦) ∗
𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵30 ∗ 𝑙𝑜𝑔2(𝑝𝑎𝑟𝑎𝑙𝑙𝑒𝑙𝑖𝑠𝑚_𝑎𝑣𝑔) ∗ 𝑙𝑜𝑔2(𝐹𝑙𝑜𝑝𝑠) + 𝐵31 ∗
𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗ 𝑙𝑜𝑔2(𝑁𝑢𝑚. 𝑅𝑜𝑤𝑠) + 𝐵32 ∗ 𝑙𝑜𝑔2(𝐻𝐵𝑀_𝐵𝑎𝑛𝑑_𝐺𝐵_𝑠) ∗
𝑙𝑜𝑔2(𝑁_𝐷𝑒𝑛𝑠𝑖𝑡𝑦))

Table 6.2.2.3: L2 bytes moved model Beta values for SpTRSV.
Beta

Value

Beta

Value

Beta

Value

𝑩𝟎

-2054.287

𝑩𝟏𝟏

-0.756

𝑩𝟐𝟐

0.038

𝑩𝟏

1275.269

𝑩𝟏𝟐

0.022

𝑩𝟐𝟑

-2.491

𝑩𝟐

2.843

𝑩𝟏𝟑

0.076

𝑩𝟐𝟒

0.557

𝑩𝟑

-634.077

𝑩𝟏𝟒

0.696

𝑩𝟐𝟓

-0.964

𝑩𝟒

0.944

𝑩𝟏𝟓

0.611

𝑩𝟐𝟔

1.689

𝑩𝟓

-2.104

𝑩𝟏𝟔

193.221

𝑩𝟐𝟕

0.128

𝑩𝟔

-9.899

𝑩𝟏𝟕

3.951

𝑩𝟐𝟖

-0.081

𝑩𝟕

-192.409

𝑩𝟏𝟖

0.032

𝑩𝟐𝟗

0.141

𝑩𝟖

-0.097

𝑩𝟏𝟗

-0.605

𝑩𝟑𝟎

-0.139

𝑩𝟗

47.897

𝑩𝟐𝟎

-0.343

𝑩𝟑𝟏

0.055

𝑩𝟏𝟎

-48.192

𝑩𝟐𝟏

0.016

𝑩𝟑𝟐

0.041

Table 6.2.2.4: SpTRSV statistical summaries.
SpTRSV models
Runtime (ns)
HBM bytes moved
Residual
Standard
Error
Multiple Rsquared

0.5157 on 828 degrees
of freedom

0.1473 on 823 degrees
of freedom

0.9364

0.9965
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L2 bytes moved
0.2635 on 821 degrees
of freedom
0.9794

Adjusted Rsquared
F-Statistic
p-value

0.9344

0.9963

487.3 on 25 and 828 DF
< 2.2e-16

7750 on 30 and 823 DF
< 2.2e-16

0.9785
1217 on 32 and 821 DF
< 2.2e-16

We can see that given the high values for each of the three R-squared values, we can safely
assume that not only are the sample points fitted well but any interpolated values can be predicted
accurately.
We predict Gflop/s, HBM AI, and L2 AI by taking the number of flops for a given RHS
and dividing them by the appropriate values from our models.
𝑓𝑙𝑜𝑝𝑠
𝑆𝑝𝑇𝑅𝑆𝑉: 𝐺𝑓𝑙𝑜𝑝/𝑠 =
𝑅𝑢𝑛timens
𝑓𝑙𝑜𝑝𝑠
𝑆𝑝𝑇𝑅𝑆𝑉: 𝐻𝐵𝑀𝐴𝐼 =
𝐻𝐵𝑀𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑
𝑓𝑙𝑜𝑝𝑠
𝑆𝑝𝑇𝑅𝑆𝑉: 𝐿2𝐴𝐼 =
𝐿2𝑏𝑦𝑡𝑒𝑠_𝑚𝑜𝑣𝑒𝑑

6.2.2.1 SpTRSV Models Analysis
We test our model against the four matrices chosen in section 6.2.2. We graph the roofline
trajectories for the V100 and A100 at RHS=256 and then create a mesh graph using our models.
The models use the matrix characteristics, the number of active SMs (10, 20, 40, and 80. We omit
108 as the V100 doesn’t have 108 SMs.), density of the lower triangular matrix, matrix row/column
length, number of non-zeros of the lower triangular matrix, RHS (Width of the b matrix), the
number of flops for a given RHS, and the average and maximum parallelism. For peak HBM
memory bandwidth, peak L2 memory bandwidth, L2 cache size, and clock speed per GPU, we use
the values for V100 and A100 described in section 3.1.1 and ten equally spaced values between
them. For example, V100 HBM memory bandwidth= 900GB/s and A100 HBM memory
bandwidth=1555GB/s. So, HBM memory bandwidth is set to 900, 965.5, 1031, 1096.5, 1162,
1227.5, 1293, 1358.5, 1424, 1489.5, and 1555 GB/s. This is what gives us the mesh-like graph.
The full red line of the mesh in Figures 6.2.1.1.1, 6.2.1.1.2, 6.2.1.1.3, and 6.2.1.1.4 represents the
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output from the models given the V100 hardware characteristics. Similarly, the green line in the
mesh represents the A100 characteristics. Points in the mesh between the full red and full green
ends represent outputs given hardware characteristics between the V100 and A100 as explained
previously.
As we expected, the values obtained from the models tend to be near the measured values.
The graphs seem to express that the measured values are different from the estimated values from
the models. This is because each graph is zoomed in. Looking closer, the estimated values are
near the measured values. More so, we find that if the matrix is bound by the HBM bandwidth, as
amazon-2008 is in figure 6.2.2.1.1, the model’s HBM trajectory tends to match the measured
trajectory.

If the matrix is bound by the L2 bandwidth, as filter3D is in figure 6.2.2.1.3, the

model’s L2 trajectory tends to matched the measured trajectory. If the matrix is not bound by
HBM or L2 bandwidth, as webbase-1M is in figure 6.2.2.1.2, the model’s trajectories are a bit off
from the measured trajectory.
For the matrix mac_econ_fwd500, Figure 6.2.2.1.4, the model trajectory doesn’t match the
measured trajectories for both HBM and L2. It turns out that mac_econ_fwd500 plateaus
immediately at SM=10 because of its lack of parallelism. Because of this, the measured Gflop/s
doesn’t improve with more SMs and just jumps around seemingly randomly near the Gflop/s value
at SM=10. This could explain why our model has trouble estimating the trajectory. In terms of
estimating the Gflop/s and not the trajectory, mac_econ_fwd500’s estimated Gflop/s values are at
most off by about 0.8 Gflop/s from measured. The 10 SMs A100 measured point was removed
from Figure 6.2.1.1.4 so that the other measured points and the models mesh could be visible.
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Figure 6.2.2.1.1: Roofline trajectory graph for SpTRSV with matrix input amazon-2008 for both
the V100 and A100 and a mesh graph that shows predicted output for hardware
specifications between the V100 and A100. RHS=256.
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Figure 6.2.2.1.2: Roofline trajectory graph for SpTRSV with matrix input webbase-1M for both
the V100 and A100 and a mesh graph that shows predicted output for hardware
specifications between the V100 and A100. RHS=256.
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Figure 6.2.2.1.3: Roofline trajectory graph for SpTRSV with matrix input filter3Dfor both the
V100 and A100 and a mesh graph that shows predicted output for hardware
specifications between the V100 and A100. RHS=256.
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Figure 6.2.2.1.4: Roofline trajectory graph for SpTRSV with matrix input mac_econ_fwd500 for
both the V100 and A100 and a mesh graph that shows predicted output for
hardware specifications between the V100 and A100. RHS=256.
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Chapter 7: Discussion
Throughout this dissertation, we have identified potential hardware bottlenecks for our
sparse benchmarks, sparse matrix-vector multiplication (SpMV) and sparse triangular solve
(SpTRSV). By analyzing the roofline trajectory graphs for SpMV and SpTRSV, we have found
that both sparse benchmarks are memory bound, SpMV being bound primarily by the HBM
bandwidth and SpTRSV being bound by both the HBM bandwidth and the L2 bandwidth.
We compared performance of these benchmarks on three recent NVIDIA GPUs. We find
for SpTRSV that the new A100 GPU does not always provide an increase in performance, although
it does consistently provide a higher arithmetic intensity when compared to its predecessor the
V100.
Lastly, we create performance regression models from our sample data. We graph these
models against our sample data. We find that our models are a good relative fit. For SpTRSV, if
the matrix is bound by the HBM bandwidth, we find that the models for HBM are not only a good
fit, but exhibit a roofline trajectory similar to the sample points. This is similar for matrices bound
by the L2 bandwidth and the models for L2.
Our hope is that our results will be useful to application developers and hardware designers.
Application developers can use our roofline trajectory model analysis to better understand the
performance of their sparse algorithms in GPUs.

Developers could get an idea of the

characteristics of the sparse matrices they are using and get an idea of the predicted trajectory and
which roofline it may be bound by. It was shown that some matrices have poor parallelism. Both
benchmarks used in this work tend to work poorly with these matrices. Application developers
should keep this in mind when designing algorithms.
Hardware designers could benefit by using our model to estimate performance given
hardware and matrix specifications. Our models could help them fine-tune GPU features to better
meet the requirements of their sparse applications. Hardware designers can also take advantage
of the bottleneck found. Every experiment we ran showed that the sparse application we used are
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memory bound. For the most part, sparse application performance can be improved by increasing
the HBM bandwidth and sometimes L2 bandwidth. An increase to L2 cache size could help shift
the AI away from being solely memory bound.

104

Chapter 8: Future work
8.1

ADDITIONAL TEST CASES
During our experiments, we used twenty matrices for SpTRSV and twenty matrices for

SpMV. We ran all combinations of Matrix, #SMs (56 on the P100, 10, 20, 40, and 80 on V100
and 10, 20, 40, 80, and 108 on the A100), and RHS (1,2,4 for SpMV and 32, 64, 128, 256 for
SpTRSV) once. Ideally each of these combinations would be run multiple times. As a rule of
thumb, we would run each combination 30 times to help eliminate noise.
We felt twenty matrices for each benchmark was a minimum for an acceptable number of
inputs. Papers such as [33] use 83 different matrices. The more variety in our input matrices, the
better overall model we can produce. We would also like to investigate which matrix types would
perform better on the A100.
In addition, we would like to run our benchmarks on more than one GPU. All of our runs
up to this point were performed on a single GPU. We are interested to see how performance varies
on multiple GPUs when the input matrix is partitioned among the GPUs. This could reduce
contention and increase temporal locality on L2. The question is if this outweighs communication
between the GPUs.
The main hindrance for all of these is limited compute hours and the lack of actual time.
Given more compute hours, running additional experiments and diverse matrices would be an easy
task that would further complete our models.

8.2

USING SIMULATION TO VARY GPU HARDWARE PARAMETERS
Accel-Sim is a simulation framework for modeling GPUs [34]. Accel-Sim offers trace-

driven and execution-driven modes. Accel-Sim provides a trace generation tool that produces
machine Instruction Set Architecture (ISA) instruction traces from any CUDA binary. These
machine ISA traces are converted so that the Accel-Sim performance model can be used. The
trace driven frontend increases the accuracy of the simulator over the execution-driven frontend.
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Using the trace driven frontend may be difficult or not possible as the new designs rely on data
values stored in registers or memory and global synchronization mechanisms. In execution driven
mode, the PTX instructions are emulated to compute the active mask and memory addresses,
whereas these values are embedded in the trace when executing the machine ISA.
Accel-Sim offers the ability to modify the models used to simulate a GPU by modifying a
corresponding configuration file. For example, the configuration file for a Volta GPU includes
the, #SMs, SM configuration, #Exex Units, Memory units, shared memory, L1 cache, L2 cache,
Interconnections, and Memory model.
8.2.1

Modeling future architecture
Although not all the features would be included in Accel-Sim for modeling bleeding edge

architecture, the main components, #SM, cache size, bandwidth, etc, are. By modifying key
characteristics of the simulated GPU, we theorize that there are optimal configurations for each
matrix/sparse computation pair. Configuration would start by considering our bottlenecks, HBM
bandwidth, L2 bandwidth, and #SMs.
We would also like to try to leverage shared L1 caches as described in [35]. As of now,
the L1 cache is only accessible by its owning SM. For many cases this is fine. However, we found
that for SpTRSV the L1 cache is bypassed when compiled. If it is enabled, the benchmark hangs.
We would like to try enabling shared L1 cache in Accel-Sim and see if by doing this, SpTRSV no
longer hangs and even performs better.
8.3

EVALUATING DIFFERENT SPARSE FORMATS
In section 3.2.1 we discuss three sparse formats. There are many other sparse formats at

our disposal. For instance, CSR5, as discussed in section 2.4.1, is a modified compressed sparse
row. CSR5 is said to work well for regular and irregular matrices. Many of the matrices we use
that have low parallelism tend to underperform. We would like to investigate the performance of
CSR5 and other sparse formats for our SpMV benchmark.
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In section 2.3.1, the author talks about the SpMV kernels that were written to use Diagonal
format (DIA), ELLPACK/ITPACK format (ELL), scalar and vector Compressed Sparse Row
format (CSR), Coordinate format (COO), and a hybrid of ELL and COO (HYB). We would like
to evaluate each of these while varying the number of SMs and problem size. We are curious to
see the resulting roofline trajectories.
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Appendix
BENCHMARKS:
SpTRSV – This benchmark can be found at https://github.com/weifengliussslab/Benchmark_SpTRSM_using_CSC
SpMV – We wrote this benchmark. Please email me for the code.

CODES:
If any of my readers would like any of the code used in this paper, feel free to email me with a
request.
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